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The rapid advance in semiconductor technology is pushing high-performance electronic
systems toward higher operating frequency, higher power dissipation, and lower supply
voltage, which pose tremendous challenges for designers. The number of failures caused
by signal and power integrity problems is on the rise because existing design tools and
methodologies cannot address these issues effectively. Signal integrity refers to a broad
set of interconnect design issues, such as impedance mismatch, crosstalk noise, differential
transmission lines, etc. On the other hand, power integrity refers to a set of power supply
design issues, such as resonance, IR voltage drop, electromigration, simultaneous switching
noise (SSN), etc. Analyzing signal and power integrity problems is important for meeting the
design specifications since incorporating signal and power integrity analysis into the system
design flow has become a necessity. In fact, the 2002 international technology roadmap for
semiconductors (ITRS) lists power noise management as one of the key challenges facing
the semiconductor industry in the future [1]. A typical power distribution network (PDN)
for a high speed electronic system contains voltage regulator modules (VRM), decoupling
capacitors, printed circuit boards (PCBs), packages and on-chip power grids, as shown in
Fig. 1. The topic of this thesis is on modeling and simulation of simultaneous switching
noise in packages as well as integrated circuits (ICs) and the focus is mainly on the latter.
According to R. Senthinathan and J. L. Prince [2], simultaneous switching noise (also
known as delta-I noise or ground bounce) is “a voltage glitch induced at the chip-package
power distribution connections, due to an inductively induced voltage drop, when internal
gates and/or output drivers switch simultaneously.” For high-speed design, SSN has certain
deleterious effects on circuit performance. It can destroy the digital information carried by
the node in the circuit, result in incorrect state stored in a latch, and ultimately affect digital
functionality. When noise acts simultaneously with a switching node, this leads to a change
1
Figure 1: Power distribution network of electronic systems
in the timing of the transient signal, which causes large delay and skew variations. In mixed-
signal integrated circuits, the noise injected into the substrate or common power network
can deteriorate the performance of sensitive analog parts, such as RF circuits. Nowadays, in
deep submicron circuits, in order to manage the power distribution and achieve a sound and
robust quality design, accurate techniques and efficient methodologies for modeling power
distribution networks are required for analyzing power supply noise.
1.1 Available methods for modeling power distribution net-
works
In the literature, different methodologies have been adopted for analyzing SSN by various
authors. Several important approaches are illustrated in Fig. 2.
Measurement-based techniques verify the soundness of the system by directly measuring
the device-under-test (DUT) in the frequency domain or time domain or both. Equipment
such as network analyzer (NA) and time domain reflectometry (TDR) have been used for
power distribution measurements in [3]. The measurement data has been processed to
extract the model of DUT and has been correlated with the simulation results to validate
2
Figure 2: Different methods used for power integrity analysis
the design.
Statistical analysis explores the relation between noise performance and design varia-
tions, for which a parametric diagnosis methodology has been developed [4]. It has been
successfully applied on high-speed digital systems as well as embedded RF passive circuits.
Macromodeling denotes a black-box representation of the frequency response of dis-
tributed networks, which captures the behavior of the passive structure at the input/output
ports [5]. The macromodel can be constructed using two methods. One method is to
construct the macromodel from the moments that are the characteristics of the circuit.
In [6]– [8], explicit or implicit moment-matching techniques have been used to construct the
macromodel by generating and matching the moments using Padé approximation. The other
method is to capture the frequency dependent data using a macromodel after extracting
the port behavior of the circuit either from an electromagnetic simulator or from measure-
ments. In [9]– [14], the macromodel has been constructed by capturing measured or simu-
lated frequency data using least squares approximation [9]– [11] and vector fitting [12]– [14].
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Recently, the multiport passivity formulae have been derived and band division method has
been developed by S. H. Min to construct passive and broadband macromodels [5], which
have been realized into a software named Broadband Efficient Macromodeling Program
(BEMP).
Circuit simulation plays a crucial role in power/signal integrity analysis. In high-speed
digital systems, parameters such as delay and peak-to-peak noise magnitude, are the key
criteria to evaluate the design. Hence, time domain simulation algorithms and method-
ologies have been a topic of intense research for many years. A critical issue in circuit
simulation is the solution of large size networks, which can contain millions of nodes. Thus,
efficient algorithms have been studied to solve this problem, such as finite difference time
domain (FDTD) method [23].
Electromagnetic (EM) modeling of the power distribution networks is one of the most
challenging tasks in microelectronics package design. Though the physics of the electro-
magnetism has been well defined, there are various practical modeling strategies required
for different power distribution structures. At the same time, to reduce the design cycle for
high speed electronic products, faster and more accurate EM modeling tools are required.
Therefore, different numerical methods, such as finite element method (FEM) [114], and
analytical techniques, such as spectral domain approach (SDA) [70], have been used for EM
modeling.
The aforementioned methods are not isolated from each other. In fact, in the practical
design phase, they are used together to accomplish the design goal. For example, the
frequency response of a power distribution network from EM modeling can be fed into a
macromodeling tool, which provides a circuit representation for simulation. Afterwards, the
time domain waveform can be correlated with the measurement data from Time-Domain
Reflectometry (TDR). The discrepancy between measurement and design can be used to
diagnose the manufacturing and operational variations, which can be tuned to increase the
yield and significantly reduce design iteration cycles. Each of the approaches mentioned
above for solving the power integrity problem is of similar importance. This dissertation
addresses mainly the EM modeling and time domain simulation of SSN in packages and
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PCBs as well as ICs. First, the modeling of multilayered planar structures in PCBs/packages
is discussed in Section 1.2, and then the modeling of on-chip power distribution network is
discussed in Section 1.3.
1.2 Modeling of multilayered power and ground planes
PCBs and MCMs use stacked multilayered planes to provide power to ICs. Since power
supply noise is increasingly becoming one of the dominant limitations to system performance
and cost, characterization of such a multilayered structure has been a topic of intense
research since the 1980s [15], drawing the attention of both the industry [16]– [20] and
research institutions [21]– [23].




where di/dt denotes the current slew rate of a single driver; N denotes the number of drivers
that switch simultaneously; Leff denotes the effective inductance of the power distribution
system which accounts for the entire inductance of the current loop in the package as
well as PCB. Nevertheless, as the operating frequency goes higher, a single inductance can
no longer represent the complex packaging structure. Hence, different methodologies and
algorithms [2]– [51] have been proposed and applied for modeling the power distribution
of high speed systems. Each of the following methods is briefly described in the successive
subsections, namely, inductor network method [2]– [26], transmission line method [27]– [32],
transmission matrix method [36]– [40], finite difference time domain method [33]– [34], and
cavity resonator method [41]– [51].
1.2.1 Inductor network method
In the early 1990s, University of Arizona led by Professor John Prince developed methods for
the modeling of power/ground planes using an inductor network [24]– [26]. The inductances
were calculated using the following steps:
1. Electric potential φ was calculated by solving Laplace’s equation (1.1a) inside the
power plane with the boundary condition (1.1b) enforced at the plane peripheries.
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2. Current density J and magnetic vector potential A were calculated from φ using the
expressions (1.1c) and (1.1d),
3. Resistance R and inductance L were calculated from (1.1e) and (1.1f).
The critical equations used by University of Arizona can be written as:



















where σ is the conductivity of the plane, J∗ denotes the complex conjugate of the current
density J and G(r|r′) denotes the free-space Green’s function given by
G(r|r′) = 1
4π |r − r′| (1.2)
This method has been applied on both solid and perforated planes. A copper plane
with area of 3 cm × 3 cm and thickness of 0.05 cm has been modeled in [2]. The source at
the center of this plane was represented as a single port and eight sink ports were placed
around the source point, as shown in Fig. 3. The inductances calculated using the method







14.07 7.10 5.74 4.85 4.71 4.85 5.74 7.10
12.28 7.10 5.47 4.85 4.55 4.85 5.47
14.07 7.10 5.74 4.85 4.71 4.85
12.28 7.10 5.47 4.85 4.55








Since the system was reciprocal and the inductance matrix was symmetric, only half
of the matrix is shown. The identical plane with the perforation as shown in Fig. 4 has
been modeled to study the effects of perforation on inductor network. The elements of
inductor network for the perforated plane are given in (1.4). It can be observed that the
self and mutual inductances are larger in (1.4) than those in (1.3), which is attributed to




15.01 8.59 6.18 4.93 4.94 5.04 6.01 7.53
14.62 8.54 6.17 5.72 5.00 5.28 6.12
14.95 7.50 6.44 4.90 4.54 4.83
12.58 7.81 5.05 4.41 4.28







Figure 3: Solid plane with eight sink ports
7
Figure 4: Perforated plane with eight sink ports
This method is quite efficient and easy for implementation. However, due to the as-
sumptions made during the derivation, there are several deficiencies in this method which
can be listed as:
• The elements of inductor network are constant over the entire frequency range, be-
cause skin effect is assumed to be negligible. Hence, there is no frequency dependent
inductance in the result, which limits the application of this method at high frequency,
where frequency dependent parameters are essential for the accuracy of analysis.
• The property of the material between power and ground planes is not included in the
derivation, and therefore dielectric loss is not included in the model.
• Since the construction of inductor network is based on the solution of Laplace’s equa-
tion, which is a quasi-static approximation of the full-wave phenomenon, it cannot
capture the behavior of multi pole-zero system response and plane resonances in pack-
ages.
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1.2.2 Transmission line method
Power planes have been modeled using lumped elements in the previous subsection. How-
ever, this method can only be applied on the system in which the rise-time of digital signal
is much longer than the propagation time across the plane. To overcome this limitation,
transmission line (TL) method was proposed in [27], which used a two-dimensional array
of transmission lines for approximating a plane pair, as shown in Fig. 5. The characteristic
impedance Z0, propagation velocity V0 and propagation constant γ0 of each transmission
line are calculated using the following expressions:
Z0 =
√
2 ∗ L/C (1.5a)
V0 =
√
2/(L ∗ C) (1.5b)
γ0 = $/V0 (1.5c)





where ε, $, l and d are permittivity of dielectric, angular frequency, side dimension of the
cell, and thickness of dielectric, respectively. The factor of two is added in the equations in
order to compensate for the double counting of the plane capacitance C in the array of the
transmission lines.
Transmission line method can be used for modeling rectangular and arbitrarily shaped
planes. The transmission line model of a rectangular plane pair has a uniform layout as
shown in Fig. 6(a), while the model of an arbitrarily shaped plane pair has a sawtooth-like
approximation, as shown in Fig. 6(b).
A test vehicle with a thick-film substrate as show in Fig. 7 was fabricated and measured
[27]. Two planes are separated by alumina with thickness of 280 µm in Fig. 7. The relative
dielectric constant was 9.6 and sheet resistivity of the metal plane was 1.6×10−3 Ω/square.
Frequency response from 50 MHz to 20 GHz was measured for this test vehicle using a
vector network analyzer (HP8510C). The transmission line model similar to Fig. 6(a) was
fed into a SPICE-like simulator which generated S-parameter at two measurement ports,
as shown in Fig. 7.
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Figure 5: Transmission line model for power planes
(a) TL model of a rectangular plane (b) TL model of an arbitrarily plane
Figure 6: Transmission line model of (a)a rectangular plane, (b)an arbitrarily plane
The S-parameter, S11 and S12, from transmission line model and measurement are
correlated in Fig. 8. It is evident that simulation matches measurement very well up to
10 GHz. The discrepancy between two curves above 10 GHz is due to the negligence of
frequency dependent property of conductors and dielectric losses in the transmission line
model.
Transmission line method has been modified to improve its accuracy in [28]. Instead of
lossless transmission line, lossy transmission line is used as unit cell of the two-dimensional
10
Figure 7: Test vehicle of transmission line method








Zl = Rs + j($L + Xs) (1.6c)
Yc = Gd + j$C (1.6d)
where Gd is the shunt conductance of the dielectric layer. Z0 is complex characteristic
impedance and γ0 is complex propagation constant, which include both conductor loss and
dielectric loss. The terms Rs and Xs are given by:
Rs = Rhf ∗ (1− e−A ∗ (cos(A)− sin(A)))/den (1.7a)
Xs = Rhf ∗ (1− e−A ∗ (cos(A) + sin(A)))/den (1.7b)
den = 1− 2 ∗ e−A ∗ cos(A) + e−2A (1.7c)
A = t/δ (1.7d)




where σ, t, l, w, δ, and A denote conductivity, thickness of the plane, length of the unit,
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(a) S11 (dB) (b) S12 (dB)
Figure 8: Measurement and TL model correlation (a)S11, (b)S12
width of the unit, skin depth and ratio of metal thickness to skin depth.
Including conductor and dielectric loss in the lossy transmission line, the modified trans-
mission line model provides more accurate S-parameters for the test vehicle in Fig. 7 and
the S-parameter matched the measurement very well up to 20GHz [28].
Transmission line model is able to predict the dominant TEM mode, and resonance
frequency of the power and ground planes. It has advantages such as 1) compatibility with
general SPICE-like circuit solvers, and 2) easy to incorporate decoupling capacitor and
other active devices. Nevertheless, this approach also has several shortcomings which can
be listed as:
• Non-TEM mode at high frequency is neglected in the model, especially at the periph-
eries and corners of the planes. Hence, the application of transmission line method is
limited by the spectrum of the switching signal.
• Radiation from the edges of power planes is neglected in the model. Therefore, the
transmission line method is not suitable for modeling the electromagnetic interference
(EMI), such as the noise coupled among different power supplies in a mixed-signal
environment.
• The ports for measurement can be chosen only at the discrete junctions where the
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transmission lines meet. Though this problem can be partially solved by using a
nonuniform discretization technique, the cost of increased complexity is high.
• Transmission line model is not very efficient for simulation, because a SPICE-like
simulator takes more computational resources to solve transmission line than lumped
elements. This approach can lead to long simulation time for a large array of trans-
mission lines.
1.2.3 Transmission matrix method
Proposed in [35]– [40], transmission matrix method (TMM) is an efficient approach for
analyzing arbitrarily shaped, electrically large power distribution networks. In this method,
(a) Plane pair and unit cell
(b) Unit cell with T and Π model
Figure 9: TMM model (a) Plane pair and unit cell, (b) T model and Π model
power/ground planes are divided into unit cells, each of which can be represented by an
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equivalent circuit with R, L, C, and G elements. Every unit cell can be represented by
either a T or Π model as shown in Fig. 9(b).
Provided the dielectric thickness d is much less than the size of a plane, a and b, the














(1 + j) (1.8d)
Gd = $C tan(δ) (1.8e)
where w, d, ε, tan(δ), t, σ denote the lateral dimension of a unit cell, separation between
planes, dielectric constant, loss tangent of dielectric, thickness and conductivity of metal
planes. The parameter Rdc is the resistance of power and ground planes at DC, for which
uniform cross-section is assumed. The AC resistance Rac accounts for the skin effect on both
metal planes and the shunt conductance Gd represents the dielectric loss. Using SPICE-
like simulator to solve a large network containing hundreds of cells is time consuming.
Instead, TMM suggests an efficient alternative, which is based on a multi-input/multi-
output (MIMO) transfer function.
A column of cells (N ×1 unit cells) among the N ×M unit cells for a rectangular plane,
as shown in Fig. 9, can be represented by a 2N × 2N matrix, representing a subsystem
with N input ports and N output ports. The MIMO schematic is shown in Fig. 10, where
the input and output ports are indexed from 1 to N on the left side and from N + 1 to 2N
on the right side, respectively. The relationship between node voltages and port currents of
a 2N -port subsystem is given by:
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The representation for a power plane, which is modeled as a cascade of M subsystems,
is obtained by multiplying the matrices of all the columns, generating a 2N ×2N matrix as
well [35]. Since the matrices for every column of unit cells are same, the size and sparsity
of the matrix are retained. The cascading process is shown in Fig. 11 and the matrix




= [Tl] [Tm] [Tn] (1.10)
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Figure 11: Cascading of columns of cells
Once the transfer matrix of entire network is computed, it can be converted into scat-
tering matrix [S], admittance matrix [Y ], or impedance matrix [Z] by performing certain
matrix operations.
Figure 12: Top view of Motorola Bravo Plus pager power plane
TMM has been applied on different applications such as multilayered planes and irregular
shaped planes. A Motorola Bravo Plus pager was selected as an example of irregular
geometry [35] whose top view is shown in Fig. 12. The system consists of 20 mm thick
copper planes with conductivity σ = 5.8× 107 S/m and 200 mm thick FR-4 with a relative
dielectric constant of 4. The dielectric loss tangent, tan(δ), is 0.02 at 5 GHz. Port 1 and 2
are chosen at (0.5cm, 0.5 cm) and (1.1 cm, 3.1 cm), respectively, with the origin defined at
the bottom left corner. Unit cell of size 0.1cm × 0.1cm was used in TMM and the self and
transfer impedance are shown in Fig. 13.
The advantages of TMM method are flexibility and efficiency which can be described as
16
Figure 13: Impedance of Motorola pager
follows:
• It builds the frequency domain MIMO model of the plane pair without doing tedious
electromagnetic simulation, for which closed-form expressions of elements and efficient
matrix operations are used.
• With macromodeling technique, TMM can be used for time domain simulation with
ease [35].
• TMM requires less memory and less CPU time than SPICE-based simulators. In fact,
a speedup in the range of 7×–13× has been reported by using TMM [35].
The imperfection in TMM is that the model of cells at the plane boundary does not
include higher modes of the EM wave. Hence, the reflection and the loss due to radiation
are ignored in TMM. Including all the effects of discontinuity on the power plane in the
TMM model could improve its accuracy and make it more practical.
1.2.4 Modeling the power planes with FDTD method
Applying the finite difference approximation to Maxwell’s equation can be traced back
to 1966 [62] when K. S. Yee used it to solve the electromagnetic problem in isotropic
17
media. Since then, tremendous modifications and improvements have been made to FDTD
algorithm with appropriate absorbing boundary conditions [65]. The applications of FDTD
are broad, such as antennas and wireless and microwave circuit components. Using FDTD
to solve the power plane problem [33]– [34] is simply an application of a general solver on
the special geometry and boundary conditions, though the algorithm has been modified to
be more adaptive to the arbitrary shape of planar structures [33].
The advantage of FDTD is that the propagation of power supply noise can be observed
in 3-D space, which provides designers an intuitive cognition of the noise distribution versus
the location. The essential drawback of FDTD is computational inefficiency, because the
unknowns Ex, Ey, Ez,Hx,Hy and Hz are distributed in the entire domain of the problem,
which are updated at each time step. In order to obtain the frequency domain response from
FDTD simulation using Fast Fourier Transform (FFT), the simulation has to be carried out
for sufficient time so that the error introduced by truncating the waveform is limited. For
a power distribution system which resonates, it takes very long time (many time steps) for
the field to arrive at a steady state. Besides, since the variables in the circuit simulator
are V and I, the interface between FDTD method and the circuit simulator is relatively
complex.
1.2.5 Cavity resonator method
Cavity resonator method (CRM), as indicated by its name, captures the resonance of a
cavity formed by power and ground planes in PCBs/packages [41]– [50]. It is based on the
analytical solution of the impedance at the ports on regular plane pairs, which has been
represented as a sum of an infinite number of propagation modes [21].
A typical rectangular plane pair is shown in Fig. 14, which consists of two planes of
dimensions a × b, separated by a dielectric of thickness d and permittivity ε. Under the
condition that d ¿ a, b and d ¿ λ (wavelength), the major field components are Ez, Hx
and Hy and the other field components, Hz, Ex and Ey, are assumed to be zero. Therefore,
Maxwell’s equations are simplified as a two-dimensional wave equation–Helmholtz equation
18
Figure 14: Plane pair structure
[41]:







In Eq. (1.11), the wave number k is a complex value such that k = k′ − jk′′ where
k′ = $
√
µε and k′′ = $
√
µε(tan δ + r/d)/2. The parameters ω, µ, δ and σ denote the
angular frequency, permeability of the dielectric, loss angle of the dielectric, and conductivity
of the metallization, respectively. Parameter r =
√
2/$µσ denotes the skin depth of the
conductor. The complex wave number accounts both the conductor and dielectric losses.
Along the periphery of the plane pair, it is assumed that the electric field is perpendicular







Equations (1.11) and (1.12) constitute an eigenvalue problem. For a rectangle plane
pair, the eigenvalues have two sets of infinite discrete values: Kx = mπa ,Ky =
nπ
b , where
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√
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(1.13c)











f(xi, yi)f(xj , yj) (1.14a)













where (xi, yi) and (xj , yj) are the coordinates of the port locations and (txi, tyi) and (txj , tyj)
are the dimensions of the ports. In Eq. (1.14), k2mn = (mπ/a)
2 + (nπ/b)2 determines the
poles and resonant frequency of the system. The expression (1.14) captures the behavior
of radial waves between the plane pair, based on which the following work has been carried
out:
• A technique which reduces the order of resonator modes from infinity to minimum –
model order reduction (MOR) – has been developed [21]. This technique preserves
the passivity of the network.
• Based on MOR, the equivalent circuit for plane pair has been extracted [21].
• Decoupling capacitors have been incorporated into the above equivalent circuit and
the selection and placement of decoupling capacitors have been carefully studied for
reducing SSN [23].
• Using segmentation technique, irregular shaped planes have been modeled [21].
• The effect of vias on switching noise has been quantified [22].
• A split plane with a transmission line has been modeled [22].
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• The result from cavity resonator method has been correlated with measurement for a
20-layer functioning board [22]. The curves of SSN from modeling and measurement
are shown in Fig. 15.
Figure 15: Modeling to hardware correlation for a functioning board
The pros and cons of this approach are as follows: 1) Analytical expressions for power
planes have been obtained with clear physical insight. Using these expressions, it is easy to
calculate the resonance mode of plane pair with a simple shape, such as rectangle, but it is
relatively difficult for irregular shapes. 2) Due to the continuity of analytical solutions, ports
can be placed at arbitrary locations on the plane and it does not require extra computational
resources (memory and CPU time). 3) The equivalent circuit of cavity resonator method
is compatible with general circuit simulators and it is quite easy to attach different devices
to the equivalent circuit, such as transmission lines, I/O drivers, etc.
1.3 Modeling of on-chip power grid
Power distribution for very large scale integrated circuits (VLSI) has been investigated for
many years [52]– [55]. As system-on-chip (SOC), deep submicron (DSM) technology, and
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mixed-signal technique are being developed, designing and analyzing the power distribution
network in ICs becomes a challenging task. A robust power network is essential to ensure
the ICs operate reliably at the guaranteed level of performance. Switching activity of high-
speed CMOS circuits produces large transient currents, which may generate large potential
drops/surges owning to the parasitics of on-chip PDN. A poorly designed power network
along with large switching currents may degrade IC performance and reliability.
The challenges of on-chip power grid analysis can be grouped into two categories: 1) on-
chip interconnect modeling and 2) full chip power grid analysis, which is essentially a large
network simulation problem. These two parts will be discussed in the following subsections.
1.3.1 Modeling of on-chip interconnect
Instead of planes, an on-chip power distribution system uses a metal grid to distribute
power, which has a side view as shown in Fig. 16. The equivalent circuit of an entire grid
is based on the accurate model of individual line.
Figure 16: Side view of on-chip power grid
The modeling techniques of on-chip interconnect has followed in the steps of the semi-
conductor process and gate feature size. Historically, the gate parasitic impedances of
transistors has been much larger than the interconnect parasitic impedance, since the gate
geometries were quite large. This resulted in ignoring interconnect impedance and mod-
eling it as a short circuit, as shown in Fig. 17(a). With the scaling of the gate feature
size, interconnect capacitances became comparable to the gate capacitance, requiring the
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interconnect to be modeled as a lumped capacitor that was added to the gate capacitor,
as shown in Fig. 17(b). With the continuous increase in device densities, the interconnect
density has also correspondingly increased. The cross-sectional area of interconnects was
reduced to provide more interconnect per unit area. Simultaneously, the global wires con-
necting modules across an integrated circuit has increased in length. Both the decreased
cross-sectional area and the increased wire length caused the global wire resistances to dra-
matically increase. As shown in Fig. 17(c), the resistance of the interconnect was then
included in interconnect model–RC model, which had greatly complicated the analysis of
circuits. While represented as a short-circuit or a capacitive model, the interconnect could
be modeled as a single node, nevertheless, by including the series resistance, the interconnect
was composed of multiple nodes and, thus, the size of the network expanded significantly.
Due to the shorter signal rise time and changing inductance/resistance ratio imposed by
technology scaling, the RC model became inadequate and on-chip inductive elements had
to be taken into account, leading to the RLC model, as shown in Fig. 17(d). The transition
of the on-chip interconnect model from R to RLC changed all aspects of the design and
analysis of integrated circuits [89].
To extract the RLC model of on-chip traces, finite difference [115] and finite element
methods [114] have been applied to the governing Maxwell’s equations. These two ap-
proaches generate a global 3-D mesh for all parts of the analyzed structure and for sur-
rounding space, which causes a large amount of unknowns leading to a large linear sys-
tem. Solving this large linear system requires excessive memory and consumes long CPU
time, which makes on-chip interconnect parasitics extraction using FEM or finite difference
method impractical. As an alternative, various methods were proposed, among which par-
tial element equivalent circuit method (PEEC) [102], spectral domain approach (SDA) [70]
and complex image technique (CIT) [71] will be briefly discussed.
1.3.1.1 Partial element equivalent circuit method
The integral formulations of PEEC have been derived by assuming magnetoquasistatic




Figure 17: Transition of the interconnect model (a) Short circuit , (b) Capacitor model,
(c) RC model, and (d) RLC model









where V ′ is the volume of all conductors, r′ is the source point and r is the field point
vector. The electric field E is related to vector potential A and scalar potential Φ by
E = −j$A−∇Φ (1.16)
Assuming the ideal conductor constitution relation, J = σE, and combing this relation










′ = −∇Φ(r) (1.17)
By discretizing the above integral equation (1.17), a dense system of equations can be gen-
erated. This system can be solved iteratively for the volume of current in the conductors
for a given terminal voltage. The process can be repeated for each terminal to get its corre-
sponding impedances, and thus the inductance and the resistance of the whole interconnect
system can be extracted.
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Using PEEC, mesh is generated only in the volume of the conductors. Thus, the PEEC
method produces fewer number of unknowns than finite element and finite difference meth-
ods. Enhanced by multipole-accelerated algorithm, it has been reported that this method is
two orders of magnitude faster than direct factorization when used to extract the inductance
matrix for realistic packaging examples [119]. On the other hand, the effect of substrate is
not included in the PEEC analysis, since the PEEC method partitions only the volume of
conductors and there is no unknown assigned in the silicon substrate.
1.3.1.2 Spectral domain approach (SDA)
Accurate analysis of the interconnect on Si-SiO2 substrate is crucial for on-chip power grid
modeling. The propagation characteristics of a microstrip over silicon substrate depend on
the frequency and the conductivity of the silicon, which are characterized by three modes:
quasi-TEM, slow-wave, and skin-effect modes [69]. Thus, the distributed transmission line
parameters have a significant frequency dependence. In [70], spectral domain approach
has been applied to calculate the frequency dependent distributed inductance L($) and
resistance R($).
Figure 18: Microstrip over Si-SiO2 substrate
The governing equations for magnetic vector potential Az in a multilayered media, as
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−µ0δ(x− x′)δ(y − y′), lossless dielectric, unit current source
j$µ0σAz(x, y), lossy dielectric, no current source
(1.18)
where σ is the conductivity of the lossy dielectric. In addition, at the interface of the ith
and (i + 1)th layers, on which the perfect conductor of zero thickness is located, the vector

















∂Ai(x, y = yi)
∂x
= 0, on strip (1.21)
Taking Fourier transform of (1.18)–(1.21) with respect to x, the original differential
equations and boundary conditions are transformed into spectral domain. For example, the





Using Galerkin method in Fourier transform domain, the current density on the microstrip
can be expanded in terms of basis functions. The coefficients of these basis functions can be
obtained from the solution of a set of algebraic equations. From the current distribution,
frequency dependent inductance and resistance can be calculated. It has been reported that
the inductance and resistance calculated using SDA approach are in good agreement with
those from the full wave solver [70].
SDA is basically an integral equation method carried out in Fourier-transform domain.
By construction, it consists of a system of algebraic equations instead of integral equations,
which makes SDA simpler in the numerical computation and more efficient than other
methods. However, as a numerical algorithm, it is too time-consuming to be a viable
solution for computer-aided design (CAD) of on-chip PDN. Therefore, analytical solutions
have been explored, which are discussed in the next subsection.
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1.3.1.3 Complex image technique (CIT)
Closed-form expressions for the characteristics of on-chip interconnects are very desirable
for fast simulation and CAD. Closed-form expressions for various kinds of transmission line
on lossless substrates are readily available for microwave integrated circuit design. These
expressions, however, are not applicable to the interconnects on silicon substrate due to
the lossy nature of the substrate. To model the interconnects on lossy silicon substrate
using closed-form expressions, complex image technique has been proposed, which has been
applied on single microstrip as well as coupled microstrips [71].
Figure 19: Current source over a semi-infinite lossy substrate.
The derivation of complex image for the microstrip-type interconnects over infinite sub-
strate is as follows. The magnetic vector potential in different regions of Fig. 19 satisfies
the following equation:
∇2Az(x, y) = −µ0δ(x)δ(y − y′) for y > 0
∇2Az(x, y) = j$µ0σAz(x, y) for y < 0
(1.23)
In region I, the Green’s function is given by













j$µ0σ and q =
√
k2 + γ2. Expanding the term (q − k)/(q + k) into a Taylor
27
series about k = 0, and neglecting its high-order terms, the Green’s function in region I can
be approximated as










In (1.25), the first term in the integral is due to the current source located at (x′ =
0, y′). The second item indicates an image current located at a complex location (x′ =
0,−(y′ + d)), where d = 2/γ = 2√
j$µ0σ
= (1 − j)δ, and δ = 1/√πfµ0σ is the skin depth
of the conducting substrate. This image current represents the eddy current distributed in
the silicon substrate, which largely depends on the frequency and the conductivity of the
substrate. The magnitude of image current is −1, indicating that it flows in an opposite
direction to the current source. The entire system is neutral due to the cancellation of the
forward and return current. As an alternative to the complex image current, the effect of
lossy substrate can be modeled as a virtual ground plane centered between the source and
image current, which is at a complex distance heff = h+(1−j)δ/2 from the current source,
as shown in Fig. 20.
Figure 20: Virtual ground plane of current source over lossy substrate.
Following the same steps, the virtual ground plane for a lossy substrate with a backside
ground plane, as shown in Fig. 21, is away from the source current with a complex distance
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Figure 21: Complex image model of source over substrate with ground plane.
given by:
heff = hox +
(1− j)
2
δ tanh[(1 + j)hsi/σ] (1.26)
where δ = 1/
√
πfµ0σ is the skin depth of the bulk silicon. Closed-form expression for

















Substituting h by heff in L(w/h), per-unit-length inductance L(ω) and resistance R(ω)
of a microstrip over lossy substrate can be obtained from the real and imaginary part of
L(w/heff ) given by:
L($) = Re{L(w/heff )} (1.28a)
R($) = −$Im{L(w/heff )} (1.28b)
Regarding the parameters of shunt admittance, C and G, formulas have been derived
based on the corresponding equivalent circuit in the low and high frequency limits. The
equivalent circuit for the shunt admittance of an interconnect over lossy substrate is shown
in Fig. 22 and closed-form expressions for C($) and G($) are given by
G($) =
$2GC2ox
G2 + $2(Csi + Cox)2
(1.29a)
C($) =
$2CsiCox(Csi + Cox) + CoxG2
G2 + $2(Csi + Cox)2
(1.29b)
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Figure 22: C($) and G($) of a microstrip on silicon substrate.
where Cox is the capacitance of a microstrip of height hox, for which SiO2 is used as dielectric.
The parameters Csi and Gsi are the shunt admittance of the lossy substrate.
The accuracy of complex image technique has been verified by comparing the RLCG
parameters from CIT with those from quasi-static solvers, as shown in Fig. 23. The per-
unit-length RLCG parameters have been illustrated as functions of substrate conductivity
as well as frequency.
Complex image technique has also been applied on multi-conductor transmission lines.
For N coupled transmission lines, CIT generates N ×N matrices, in which the off-diagonal
entries denote the coupling. The mutual inductance Lij has been evaluated by extrapolat-
ing the formulas for partial self/mutual inductance of conductors with finite length [109].
However, the inductance PUL is increasing with the length of the conductor l due to a
divergent term in the formula [98]. For example, the partial inductance Lp11 of a conductor












− f(w, t)] (1.30)
which has a divergent term ln( 2lw+t).
1.3.2 Chip level simulation
At the early stage, the on-chip power grid has been analyzed as a resistive network con-
nected to a power supply through the model of the package [52]. Therefore, IR-drop analysis
has been carried out to obtain patterns that produce maximum instantaneous current and
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(a) Inductance (b) Resistance
(c) Capacitance (d) Conductance
Figure 23: RLGC parameter for microstrip over lossy substrate (a) inductance, (b) resis-
tance, (c) capacitance and (d) conductance
patterns that produce large sustained currents, to prevent problems caused by electromigra-
tion [120]. Due to the shorter rise time of digital signal and scaling technology, the resistive
model becomes inadequate to represent the on-chip power grid. In stead, transmission line
model has been used for constructing a complex network for the on-chip power grid [64].
A critical issue for simulating this complex network is its large size which makes it
infeasible to use general purpose circuit simulators, such as SPICE, which will take a long
time for simulation. To solve this problem, authors of [64] proposed a unit cell approach.
The basic idea behind this approach is the use of iso-potential area for each functional block
within the chip. The chip is first divided into many iso-potential areas, and an equivalent
circuit is generated for each area. Afterwards, this equivalent circuit is repeatedly assigned
to each of the areas and connected at the corresponding nodes. This simple method creates
an artificial boundary between functional blocks and is constructed upon the assumption
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that the noise is uniform within an iso-potential area, which can lead to erroneous results
for large chips operating at high frequencies. Besides the above approach, more efficient
algorithms and methodologies, such as hierarchical approach [88], multigrid method [58],
latency insertion method (LIM) [63] and circuit-based FDTD [68], have been proposed.
Each of them will be discussed briefly in the following subsections.
1.3.3 Hierarchical analysis of on-chip power distribution networks
Traditionally, the large size problem has been addressed by using sparse-matrix techniques
for linear systems, which have two categories: 1) direct method such as Cholesky fac-
torization [90] and 2) iterative method such as conjugate gradient technique with pre-
conditioners [90]. According to the authors of [88], these methods are non-hierarchical or
flat methods, which stand for solving the problem directly without a graded/ranked series
analysis. As a result, there is a serious limitation on the size of the problem that they
can handle, which is imposed by the amount of available memory. To overcome the limita-
tions of traditional approaches, a hierarchical analysis was proposed in [88]. This approach
consists of the following steps:
Figure 24: Partition for hierarchical analysis
1. Partitioning and macromodeling: As shown in Fig. 24, the power grid is first di-
vided into k local partitions and a global partition which connects the local partitions
through ports. Each of the k local grids is represented as a multi-port linear subsys-
tem with a macromodel I = AV + S, where I and V are the vectors of port current
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and voltage, A is the admittance matrix and S is a vector of current sources connected
between each port and the reference node.
2. Global grid solution: Once macromodels of all the local grids are generated, the
entire network can be abstracted as a cluster of macromodels connected at the ports.
Inserting every macromodel into the nodal equations of global grid builds a system
level model for the entire power grid, and it is considerably smaller than the model
from non-hierarchical method. However, the admittance matrix A is usually dense,
which is undesirable, since the number of floating point operations for solving a linear
system increases with the density of the matrix. Hence, it is important to sparsify
the matrix while preserving the positive definiteness of the system. The hierarchical
approach includes a numerical process that sparsify the coefficient matrix A, which
keeps the error introduced by this process below a chosen criterion.
3. Local grids solution: After obtaining the result of the global grid, vectors of port
current I and voltage V can be used to calculate the voltages at the internal nodes of
each partition.
Matrices A,S and vectors V, I are the data transferred among the local partition and
global partition. The flow of the data is illustrated in Fig. 25.
Figure 25: Data flow for hierarchial analysis
33
The memory requirement of the hierarchical approach is much smaller than that of
non-hierarchical approaches, which is a strong advantage of the hierarchical approach and
makes it very practical for engineering application. In spite of that, two main processes
of the hierarchical approach limit its application, namely, 1) matrix sparsification and 2)
partitioning. The sparsification procedure has significant influence on the performance of
the approach. Therefore, it has to be carried out carefully for maintaining both acceptable
level of accuracy and passivity of each partition. As for partition strategy, the key concept
is to identify a subnetwork with an interface boundary, such that the number of nodes at
the interface is much smaller than the number of internal nodes. The current solution has
used a simple manual inspection for checking every circuit block or a group of blocks placed
next to each other for meeting the above criteria. Thus, it involves a lot of user intervention,
which is not convenient for design automation and may not achieve the optimal partition.
1.3.4 Multigrid method
Multigrid method was initially used for solving partial differential equations (PDEs), and
its application on power supply network was first proposed in [57], then refined in [58]. The
terminology “grid” here means a set of discrete points in the domain of the problem, which
is different from the “grid” in power grid. In general, the multigrid method belongs to the
category of iterative solvers, such as Gauss-Seidel algorithm, as opposed to direct solvers
like Gaussian elimination.
Defined as the difference between the exact and the approximate solutions, the error
of an iterative solution has the components of low-frequency and high-frequency Fourier
modes [59]. Classic iterative methods start from an initial guess and attempt to converge
to the real solution by eliminating the error. However, they all suffer from the so-called
smoothing property, which means they can quickly remove the high-frequency components,
but as iteration continues, the rate of eliminating low-frequency components becomes very
slow [58]. The procedure of a general multigrid method has two basic operations, namely:
1) relaxation (smoothing) which reduces the high-frequency error components and 2) coarse
grid correction which reduces the low frequency error components. The multigrid method
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for on-chip PDN analysis has two corresponding operations, namely: 1) coarsen the network
until the problem becomes small enough to be solved exactly using a direct approach, and
2) map the solution back to the original fine network.
The steps of the multigrid method for on-chip power grid analysis are listed below:
1. Grid reduction: The objective of this step is to remove as many nodes/buses as
possible, thus the large grid is coarsened and the number of variables is significantly
reduced. As an example, a refinement of a power grid is shown in Fig. 26.
2. Interpolation: Operator P is defined to map the original grid to the coarsened grid.
This operator relates the voltages on the removed nodes to those on the coarsened
grid, thereby allowing the solution of the coarsened grid to accurately reflect that of
the original grid.
3. Solving coarsened grid: The reduced grid is then solved exactly by using a direct/iterative
solver.
4. Back-mapping process.: The solution of the reduced grid is mapped back to the fine
grid, by applying the interpolation operator P obtained in step 2. A back-mapping
process is shown in Fig. 27.
Figure 26: Grid reduction
The main advantage of multigrid technique for power grid analysis is efficiency. It has
been reported that multigrid technique shows speedups of one to two orders of magnitude
over other methods (direct and iterative methods) for both DC and transient analysis [58].
Its performance is attributed to the rapid convergence of the iterative solver, because the
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Figure 27: Back-mapping process
solution on a coarse grid typically provides a good initial guess for the iteration on the fine
grid. On the other hand, the efficiency of this method relies heavily on the choice of the
multigrid operations: the relaxation operator (coarsening procedure) and the interpolation
operator, which are not well defined and optimized. From the viewpoint of EM modeling,
coarsening power grid dramatically changes the response of the on-chip interconnects and
their transmission line parameters. Therefore, the relaxation procedure may introduce
error into every level of the iteration, from low-frequency components to high-frequency
components.
1.3.5 Latency insertion method and circuit based FDTD
Latency insertion method (LIM) was introduced by the authors of [63] for the simulation of
large networks. In [63], finite difference has been used to generate updating expressions for
the voltage and current in the circuit. LIM is analogous to the full-wave FDTD method [62],
which generates solutions in both time and space from the updating equations for E and
H field. The common feature of traditional full-wave FDTD and LIM is that they both use
finite difference as an approximation for differential operator, but full-wave FDTD has three
spatial differential operators (∂/∂x, ∂/∂y, ∂/∂z) and one temporal operator (∂/∂t), while
LIM only has one time domain operator (d/dt) on circuit variables. Hence, the terminology
– circuit based FDTD – has been adopted by J. Choi [67] to signify the resemblance. In
the rest of the text, LIM and circuit based FDTD are used as interchangeable terms.
To use LIM, the following requirements for the circuit topology have to be met:
• Each branch of the network must contain an inductance; otherwise, a small inductance
is inserted into the branch to generate the latency.
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• Each node of the network must provide a capacitive path to ground; otherwise, a
small shunt capacitor is added to generate latency at that node.
Figure 28: Branch equation derivation
Consider a circuit branch consisting of a voltage source, an inductor and a resistor in






(V n+1/2i − V n+1/2j −RijInij + En+1/2ij ) (1.31)
where ∆t is the time step.
Figure 29: Node equation derivation
On the other hand, each node is modeled as a parallel combination of a current source,
















At each time step, (1.31) is performed over all branches of the power grid to update
the current and (1.32) is performed over all nodes to update the voltage. Computations
of branch currents and node voltages alternate as time progresses, which is similar to the
updating of H and E field in full-wave FDTD method. According to [63], the condition for




where Lk and Ck are the inductance and capacitance of the unit cell k. Eq. (1.33) is
analogous to the Courant-Friedrichs-Lewy (CFL) criterion for full wave FDTD method [63].
Circuit based FDTD has been improved in several ways in [66], [67] and [68] which can
be listed as follows:
• A modified latency insertion method has been presented for the simulation of large
networks with low-latency sections [66]. This method isolates sections with low latency
and processes them separately. Using this approach, computational speed is increased
and memory usage is reduced.
• For multilayered on-chip power grids, a branch capacitor model has been proposed [67],
which is different from the companion model used in the original LIM. The use of
companion model attributes to erroneous results due to its incompatibility with the
finite difference operator. On the contrary, the method in [67] keeps the compatibility
and gives a much better model of the branch capacitor.
• A method for including CMOS inverter characteristics into the circuit based FDTD
has been presented in [68]. It has been applied on the on-chip clock distribution to
compute the power supply noise across an entire chip. The effect of non-linearity of
active circuits on power supply noise has been demonstrated.
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Circuit based FDTD method has been applied on large problems, such as an on-chip
power distribution network containing around 2 million passive elements [23]. Its algo-
rithm exhibits linear computational complexity and comparisons with SPICE have shown
speedups of several orders of magnitude [63]. However, the extraction of inductance, re-
sistance and capacitance of each unit cell depends heavily on the time consuming EM 2-D
or 3-D solvers. At the same time, frequency dependence of the RLGC elements in on-chip
PDN has been ignored.
1.4 Completed research
The objective of this dissertation is the development of efficient and accurate methods for
modeling the coupling due to SSN in multi-layered planes arising in electronic packages,
extraction of the power grid parasitics in integrated circuits and simulation of the power
supply noise arising in on-chip power distribution networks. Different methods have been
developed for various elements of the power distribution hierarchy. Since each level has a
distinct power distribution structure, it imposes different kinds of challenges for modeling
and simulation. At the PCB and package level, cavity resonator method has been used to
model the coupled noise. At the chip level, conformal mapping has been used for extracting
the parasitics of the power grid. Using circuit models constructed from the extracted
parameters, Finite Difference Time Domain (FDTD) method has been used to simulate
power supply noise. The hierarchical power distribution network and the methods developed
for modeling and simulation are shown in Fig. 30.
The following research has been completed in this dissertation:
1. Field penetration through planes:
A modeling method is discussed for capturing the field penetrating through power/ground
planes. The method is an extension to the cavity resonator model, and uses a per-
turbational solution to capture the field penetration effect. The results have been
compared with measurements and used to analyze its effect on a switching micropro-
cessor.
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Figure 30: Modeling and simulation methods developed and their relevance to power
distribution
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2. Modeling of substrate resistivity and its effect on switching noise:
Effect of substrate loss on simultaneous switching noise in on-chip power distribution
network has been studied. Complex image technique is used to capture the loss due
to eddy current in the conductive substrate and conformal mapping technique is used
to model the periodic power grid. The combination of the two techniques enables
the modeling of power grid by taking into account the geometry as well as dielectric
loss. Through this method, frequency dependent RLGC line parameters have been
extracted.
3. Debye approximation and FDTD simulation of on-chip PDN:
For simulating frequency dependent RLGC parameters, first-order Debye rational
approximation has been used. Circuit based FDTD method has been modified to
include the first order Debye circuit model.
4. Crossover capacitor modeling:
Analytical expressions for crossover capacitance using conformal mapping have been
derived. For modeling the crossover capacitance, two issues are studied: 1) the effect
of neighboring interconnects on the crossover capacitance and 2) the fringing distance
of the electric field for calculating the capacitance. The results of the analytical
expressions have been verified by comparing with those from finite element method.
5. Extraction of line parameters in the presence of adjacent metal layers:
Line parameters of the interconnects on a layer are extracted in the presence of ad-
jacent layers using analytical expressions. The analytical expressions generate partial
element circuit models for multi-conductor transmission lines which are converted to
the equivalent RLGC parameters of a single transmission line. The accuracy of the
analytical expressions has been verified by comparing the result with finite element
method.
6. Performance of irregular/non-periodic power grid:
In order to explore the different designs of on-chip PDNs, irregular power grid has
been studied to analyze the effect of non-periodic layout on SSN. Transmission line
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parameters have been extracted using analytical expressions and the power grid with
non-periodic layout has been simulated using modified FDTD method. This research
was done in collaboration with the first author of [134].
7. Design automation for on-chip power grid analysis:
A software program was developed in C++ language to generate the on-chip power
grid model automatically, which takes the geometry of the layout and the property of
the material as input. The outputs of the program are a group of text files which are
either in the form of SPICETM netlist or in a format readable by FDTD code.
8. Power distribution for 3-D IC:
Three-dimensional (3-D) silicon integration is a promising solution that is being pur-
sued for enhancing the performance of the integrated circuits. Analytical expressions
have been derived to characterize the interconnects used in 3-D integration by extend-
ing the complex image technique to stripline-type structure. The extra loss due to the
eddy current in the stack-up substrates has been captured. SSN in 3-D ICs has been
simulated in the time domain and the effect of 3-D integration on noise performance
has been studied.
1.5 Dissertation Outline
The remainder of this thesis is organized as follows. Chapter 2 presents the method for
modeling noise coupling due to field penetrating through power/ground planes. Chapter 3
describes the effect of substrate loss on simultaneous switching noise in on-chip power dis-
tribution networks. Conformal mapping and first-order Debye approximation based FDTD
is used for model extraction and simulation with frequency dependent parameters, respec-
tively in Chapter 3. Chapter 4 presents the effects of neighboring layers on power grid
modeling, which includes the crossover capacitor calculation and line parameter extraction
in the presence of adjacent layers. In Chapter 5, a method for extracting parameters for
power grid in 3-D integrated chips is presented. Finally, Chapter 6 discusses the conclusion
and future work .
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CHAPTER II
MODELING OF FIELD PENETRATION THROUGH
PLANES IN MULTILAYERED PACKAGES
The power distribution network includes the chip, package and board where each level in the
system hierarchy contributes to the system response. A commonly used power distribution
structure in high performance packages are multilayered power and ground planes, such as in
printed wiring boards, multi-chip modules and single-chip modules. A major concern in the
design of such modules is power supply noise which appears as a voltage fluctuation on the
power distribution network when groups of circuits switch simultaneously. In the previous
chapter, various methods adopted by researchers in the packaging community to model
power/groud pairs have been discussed, such as inductance network [24], two dimensional
discrete transmission line model [27], transmission matrix method [35], FDTD method [33],
and cavity resonator method [21].
In all the methods that have been used for analyzing multilayered power distribution
networks containing planes, the plane pairs have always been assumed to be isolated from
each other. For example, in [21] the effect of conductor loss is included in the solution by
changing the wave number k to a complex number. For a single plane pair, the skin effect
is then assumed to be dominant and the solution is extended to multilayered structures
by assuming zero coupling between the plane layers. However, in the steady state, when
the planes resonate, substantial coupling between the plane layers can occur through the
magnetic fields penetrating the solid conductor where the level of penetration depends on
the conductor thickness and conductivity of the planes. In the past, the clock frequency
was much smaller than the package resonant frequency due to which isolation between the
plane layers could be assumed. With the increase in clock frequency for present and future
microprocessors, the package resonance frequency can overlap with the clock frequency
causing coupling between the layers. This effect is a steady state effect which can cause
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a problem when the microprocessor performs an operation continuously over many clock
cycles. The modeling and analysis of the field penetrating through power/ground planes is
the subject of this chapter.
This chapter begins with the modeling of voltage coupling between neighboring planes
and the extension of the modeling technique to multiple layers. Then, the modeling method
has been applied to a test structure and compared with measurements. Later, the effect
of field penetration for a switching microprocessor has been discussed using frequency and
time domain simulation. Two important parameters, namely, the metal thickness and metal
conductivity of the planes are optimized to suppress the field penetration effect. Finally, a
summary is provided at the end of the chapter.
2.1 Modeling of field penetration through planes in multi-
layered packages
The modeling method to be discussed in this section is an extension to the cavity resonator
model [21] [22], where a perturbational solution has been used to capture the field penetra-
tion effect. The cavity resonator model for a plane pair has been described in detail in this
section.
Figure 31: Plane pair structure
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In Fig. 31, two planes of dimension a× b separated by a distance T have been analyzed
as a cavity resonator. The figure shows two ports, namely, port i, and port j. Each port
consists of two regions, one on the top plane and the other on the bottom plane. Each region
represents a metal surface, with the two surfaces separated by the dielectric thickness . The
area of these surfaces at the port location is small and can be viewed as a pad where
measurements can be made. Using the cavity modes, the impedance between ports i and










f(xi, yi)f(xj , yj) (2.1)
where





















(xi, yi), (xj , yj), coordinates of the port locations,
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2, m, n being propagating modes in the cavity,




tan(δ), loss tangent of the dielectric ,
µ, permeability of the medium,
ε, permittivity of the medium,
σ, conductivity of the metallization,
$, angular frequency.
Expression (2.1) has been derived directly by solving Maxwell’s equations and assuming
magnetic wall at the edges. This analytical solution captures the propagation and reflection
of radial waves between the power planes [45]. Efficient methods for reducing the model
complexity and for stacking planes have also been described in [21] and [48]. In [49], this
method has been applied to develop SPICE models for simulating the noise generated by
output drivers switching simultaneously.
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Figure 32: Three-layer package planes constructed with high conductivity metal (perfect
conductor)
The modeling methods in [21], [45], [48] and [49] are based on the assumption that skin
effect is dominant and hence the field cannot penetrate the solid planes. The plane pairs
are therefore assumed to be completely isolated from each other since the skin depth is a
small fraction of the metal thickness at high frequencies, as shown in Fig. 32. Though this
assumption is valid for thick planes with high conductivity metallization, thin planes with
low conductivity metallization are sometimes used to supply power to the chip. When this
happens, magnetic fields can penetrate through solid conductors. Since a plane pair acts as
a cavity resonator with high quality factor Q (low loss), a small amount of energy leaking
into the cavity can take a long time to decay. Hence, over time, a switching microprocessor
can couple a significant amount of energy into the layers above/below. The maximum
coupling of energy occurs at resonance, as will be shown in Sec. 2.2 of this chapter.
To enable the magnetic field to penetrate the solid conductor, the analytical solution
in (2.1) has been modified. The solution procedure starts with the computation of the
electrical field in cavity I composed of plane V1 and GND1 as shown in Fig. 32. The

























Ecav1,x = Ecav1,y = 0 (2.2b)
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where only a vertical z-directional electric field is assumed to exist in the cavity due to the
small dielectric thickness T . In Eq. (2.2), a vertical delta current source Js is assumed to
excite the cavity to mimic a switching circuit [21]. By evaluating the curl of the electric





















































In Eq. (2.3), the magnetic fields are along the transverse direction. Assuming initially
that the ground plane GND1 is a perfect conductor, the current density at the bottom of
plane GND1 can be computed as






































Jper GND1,z = 0 (2.4c)
where the currents in Eq. (2.4) are obtained from Eq. (2.3) through the boundary condition
~Jper GND1 = n̂× ~Hcav1 with n̂ being the unit outward vector normal to the surface of plane
GND1. Since the magnetic fields are in the transverse direction, the induced currents at the
bottom of plane GND1 flow in the transverse direction. The current computed in Eq. (2.4)
is a surface current which cannot penetrate the conductor, since the conductor is assumed
to be perfect with infinite conductivity.
If the center conductor plane GND1 in Fig. 33 is assumed to have a finite conductivity,
the current through the cross section of the conductor has the form
~Jnon GND1(z) = ~J0e−γz (2.5)
where ~Jnon GND1 is the distribution of the current across the cross section of non-ideal
conductor and the parameter γ is related to the metal conductivity and frequency through






Figure 33: Three-layer package planes constructed with non-ideal conductor
where σc is the metal conductivity and $ is the angular frequency. In Eq. (2.5), the
unknown constant ~J0 can be computed by assuming that the total volume of current in
the non-ideal conductor GND1 is equal to that in the perfect conductor. This assumption
which is a perturbational solution can be represented in the form
∫ t
0
~Jnon GND1dz = ~Jper GND1 (2.7)
where t is the thickness of the plane GND1. By combing Eq. (2.5) and Eq. (2.7), the





Hence, for a thickness t, the current density at the top of plane GND1 can be obtained by





The current designated by Eq. (2.9) flowing at the top of the plane GND1 acts as the
source of coupled noise in the quiet cavity II composed of planes V2 and GND1 in Fig. 33.
Since the current and electric field in a conductor are related by
~J = σc ~E (2.10)
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where the constant ν = (γe−γt)/(1− e−γt).
In Eq. (2.11), since the current is in the transverse direction on the plane, the electric
field is along the transverse direction. Using the boundary condition that the tangential
electric field is continuous at an interface, the electric field computed in Eq. (2.11) is the
field at the bottom surface of cavity II.
Since the field distribution in cavity II is not known, the variation of the electric field





where fmn(z) is an arbitrary function with a maximum of 1 at the bottom surface of cavity
II and a minimum of 0 at the top surface of cavity II. This is based on the assumption that
the electric field decays to zero at the top of cavity II. It can be extended to n cavities in a
multilayered structure where the function fmn(z) is assumed to be zero at the top surface
of the nth cavity, which is equivalent to the electric field decaying to zero at the top of
the nth cavity. It is important to note that Eq. (2.12) is a perturbational solution to the
electric field which is a good approximation, as will be justified later through measurement.
Since the fields in cavity II have to satisfy the wave equation, substitution of Eq. (2.12)















1; for z = 0
0; for z = T
(2.13c)
For two plane pairs, as shown in Fig. 33, the solution of Eq. (2.13) is
fmn(z) =




Applying ∇ · ~E = 0 in the source free region (cavity II), and integrating over the thickness














































In (2.16), (xi, yi) and (xj , yj) denote the coordinates of excitation port in cavity I and the
port in cavity II at which the field is to be computed, respectively. The parameter A is
a function of the metal thickness t and conductivity σc of plane GND1 given by A = νσc .
The parameter k2mn/(k
2 − k2mn)2 is a frequency dependent factor that determines the poles
of the system. The primary difference between Eq. (2.1) and Eq. (2.16) is that the latter
equation contains second order poles which give rise to sharper peak response at the resonant
frequencies of the structure.
Figure 34: Four-layer package with non-ideal conductor
Through a similar procedure, the method can be extended to multiple plane pairs con-
taining more than two cavities. As an example, consider a three plane pairs structure
containing a homogeneous dielectric as shown in Fig. 34. Assuming a current excitation in
cavity I, the transfer impedance between the excitation port i in cavity I and the measured
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The coupled voltage beyond the second cavity is typically small due to the factor A2.
Therefore, the leakage of energy beyond one plane pair can be ignored in most realistic
structures.
2.2 Model to measurement correlation
The model for the impedance derived in Eq. (2.16) was compared with measurement on
a test vehicle. The test vehicle consists of three planes as in Fig. 35(a). with lateral
dimensions of a = 47.53mm and b = 47.53mm. Tungsten metallization was used with
thickness t = 12µm and conductivity σc = 0.67 × 107s/m. The dielectric medium is
homogeneous with relative permittivity εr = 9.8 and thickness T = 150µm. The source port
and coupling port were located at x1 = 5.52mm, y1 = 43.46mm and x2 = 42.41mm, y2 =
4.24mm, respectively. The scattering parameter S12, which denotes the transmission and
coupling of energy between the ports, was measured using a network analyzer–HP8510B.
The correlation between the model and measurement is shown in Fig. 35(b). As can be seen,
substantial coupling (-20 to -30 dB) occurs at the resonant frequency of the structure with
the first two resonant peaks coupling the maximum voltage. As expected, the amplitude
of the coupled energy between the plane pairs decreases as the frequency increases, which
can be attributed to skin effect that reduces the amplitude of the current penetrating the
conductor. The effect of resonance on the distribution of current can be illustrated by
plotting Eq. (2.5) as a function of the metal thickness. The current distribution in the
center conductor in Fig. 35 is shown in Fig. 36 at two frequencies, namely, a frequency far
from resonance (f = 0.4 GHz) and a frequency at resonance (f = 2 GHz). In Fig. 36(a),
the current density across the cross section of the center conductor is minimum. However,
in Fig. 36(b) substantial current density exists across the cross section of the conductor. In
addition, the current density shows a standing wave pattern with maximum penetration at




Figure 35: Measurement to model correlation (a)Cross section of test vehicle,




Figure 36: Current distribution in the cross section of GND1 plane: (a)f = 0.4 GHz,




Figure 37: Microprocessor package: (a) top view of the single chip module and (b) trans-
impedance Vs frequency.
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2.3 Simulation of a switching microprocessor in high speed
computer applications
In this section, the effect of coupling between plane pairs for a gigahertz microprocessor
application is discussed. Consider the test case of a single chip module shown in Fig.
37(a). The chip measures 2cm × 2cm and is mounted on a package of size 4.8cm × 4.8cm.
Three planes are used to supply power to the chip which is similar in cross section to Fig.
35(a) where the top plane is the voltage plane for the core and the bottom plane is the
voltage plane for the input/output (I/O). The center plane serves as the common ground
for the voltage plane V 1 and V 2. The separation between the planes is T = 150µm and
the plane thickness is t = 10µm. Tungsten was used as the metallization with conductivity
σ = 0.67×107 (s/m). The space between the planes was filled with a dielectric with relative
permittivity ε = 9.8ε0.
Consider groups of circuits within the microprocessor core switching simultaneously.
They are powered by the top two planes in the package. These circuits are represented
as “∗” in Fig. 37(a) where each group of circuits is a 10 A current source, for a total of
50 A for the microprocessor. A field point is also shown in Fig. 37(a) between the center
and bottom plane at which the coupled noise is measured. The coupling between the five
sources and the field point is shown in Fig. 37(b), which was computed using (2.16). In Fig.
37(b), superposition has been used whereby the individual response from the five sources
have been computed and added together. As can be seen in Fig. 37(b), maximum coupling
occurs at 2 GHz.
Consider next a switching frequency of 2 GHz for the microprocessor core which trans-
lates to a period of 0.5 ns with rise time and fall time of 62.5 ps, as shown in Fig. 38(a).
When the microprocessor core switches for two cycles, it couples energy into the I/O power
supply as shown in Fig. 38(b). This was computed using the frequency response in Fig.
37(b) with the source current defined in Fig. 38(a). From Fig. 38(b), the maximum coupled
noise for two switching cycles is ±100 mV. However, when the core switches for 30 cycles
as shown in Fig. 39(a), more coupled noise can be generated in the system. The coupled




Figure 38: Excitation and voltage fluctuation for two switching cycles: (a)source wave-
form, (b)coupled voltage.
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gradually decreases after the core stops switching. It is interesting to note that the I/O
power supply bounces ±400 mV in the steady state which is large and therefore cannot
be ignored. Moreover, the coupled energy lasts for 5 ns even after the core has stopped
switching due to the high quality factor of the cavity. Both these effects can deteriorate
the functioning of future microprocessors operating at gigahertz frequencies. In addition,
the interconnect I/Os in the package operating at high frequencies can also cause coupling
between plane layers.
Fig. 40 shows a plot of the trans-impedance at 2 GHz between the source and field
points, as the position of the field point is varied. From Fig. 40, it is apparent that the field
penetration phenomenon induces varying magnitudes of disturbance voltage at different
positions of the field point. The coupled voltage exhibits a standing wave pattern across
the plane surface consisting of peaks and nulls. The peaks located at the center and corner
of the power planes lead to the maximum coupling of energy resulting in large voltage
fluctuations.
2.4 Suppression of power plane coupling between layers
The coupled noise between plane pairs discussed above is undesired and needs to be sup-
pressed. In [45] and [50], optimization methods have been proposed to minimize the
impedance between ports by varying the position of the excitation and coupled ports. Since
Eq. (2.1) and (2.16) contain similar cosine factors that capture the position of the ports,
these optimization methods can be applied to minimize the coupling between power planes.
An alternate method for minimizing coupling is by varying the metal conductivity σc and
metal thickness t which occur in Eq. (2.16). To show the effect of conductivity on coupling,
the structure in Fig. 37(a) was simulated with two different metallizations, tungsten (σc =
0.67× 107 s/m) and copper (σc = 5.81× 107 s/m). It can be observed from the comparison
in Fig. 41 that the plane with copper metallization has much smaller trans-impedance
as compared to the plane with tungsten metallization. Since the conductivity is at the
denominator of Eq. (2.16), the scaling factor would be smaller for higher conductivity






Figure 39: Excitation and voltage fluctuation for 30 switching cycles: (a)source waveform,
(b)coupled voltage.
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Figure 40: Coupling as a function of location
part of γ) is larger which results in a smaller depth of penetration of the magnetic field and
current in the center plane.
Another important parameter in the scaling factor in Eq. (2.16) is the thickness of the
metal plane t. To demonstrate its effect, the structure in Fig. 37(a) was simulated with
varying thickness by assuming tungsten as the metallization. The results are shown in Fig.
42 where a larger metal thickness results in better isolation between plane pairs.
The coupled noise can also be suppressed by reducing the quality factor Q of the cavity.
This can be achieved by reducing the dielectric thickness between the planes or by increasing
the loss tangent of the dielectric material.
An alternate method which is not related to the impedance in Eq. (2.16) is to use
decoupling capacitors to reduce the impedance of the planes [50].
2.5 Summary
This chapter discussed a method for modeling the effect of field penetration through planes
in package power distribution networks. The correlation between measurement and com-
putation demonstrates the validity of the approach. The effects of penetrating fields have
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Figure 41: Effect of metal conductivity on trans-impedance
been computed both in the frequency and time domain, for a microprocessor that switches
continuously over many cycles. Based on the analysis, large coupled noise was generated in
the system due to the coupling between the plane layers, in the steady state. Methods to
reduce this noise were suggested by using thick planes with high conductivity metal.
60
Figure 42: Effect of metal thickness on trans-impedance
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Since the modeling method is an extension of the cavity resonator method for a single plane
pair, the solution retains its analytical representation. Hence, multiple plane layers can be
analyzed using this method.
The rapidly changing world is in constant pursuit of faster electronics. In the past,
isolation between the plane layers could be assumed due to the smaller clock frequency
compared with the package resonance frequency. As clock frequency for microprocessors
increases, it coincides with package resonance frequency, and causes coupling between the
layers. Thus, the modeling method developed in this chapter can be used for pre-layout




MODELING OF ON-CHIP POWER GRID ON LOSSY
SILICON SUBSTRATE
In the system hierarchy of a power distribution network, the design of on-chip power grid
and analysis of its impact on the timing and noise characteristics are important. The deep
sub-micron trend in semiconductor products is requiring enhanced modeling and simulation
techniques for on-chip power distribution networks. This chapter presents a methodology
for modeling the power grid over a lossy silicon substrate, as shown in Fig. 43. A combi-
nation of conformal mapping and complex image techniques (CIT) have been used for the
electromagnetic modeling of the power grid. Using a first-order Debye approximation, the
power supply noise has been simulated using the Finite Difference Time Domain (FDTD)
method.
Figure 43: Multilayered on-chip power grid
This chapter is organized as follows. In Section 3.1, the combination of conformal
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mapping and CIT is introduced to model coplanar waveguide (CPW) on a lossy silicon
substrate. In Section 3.2, a conformal mapping technique has been developed for modeling
the on-chip power grid, which provides closed-form expressions for extracting frequency de-
pendent RLGC parameters of the periodic power/ground buses over lossy silicon substrate.
Also in Section 3.2, the effect of oxide thickness on substrate loss is quantified. Then
first-order Debye approximation of impedance and admittance parameters and its FDTD
implementation are discussed in Section 3.3. Finally, examples are provided to demonstrate
the effect of substrate resistivity on switching noise in on-chip power distribution network
in Section 3.4 followed by the summary in Section 3.6.
3.1 Modeling of CPW on lossy silicon substrate
An accurate model of the interconnects forming the power grid on silicon substrate is es-
sential for on-chip power grid analysis. The propagation characteristics of the transmission
line on the conductive silicon substrate are characterized by three modes, namely, quasi-
TEM, slow-wave and skin-effect modes [69]. The modal characteristics and the distributed
transmission line parameters exhibit a significant frequency dependence. Though differ-
ent numerical methods such as PEEC [103] or measurement-based methods such as the
non-physical RLGC model from TDR measurement [3] can be used for extracting these
characteristics, it is very desirable to develop analytical models for the computer-aided-
design (CAD) of the power distribution network. The model from analytical expressions
gives an alternative for characterizing the transmission line and provides a strong physical
insight into dispersion and loss mechanism of transmission line over a conductive substrate.
3.1.1 Relationship between CPW and on-chip power grid
A side view of a typical power grid layout is illustrated in Fig. 44. Parallel and alternating
power (Vdd) and ground (Vss) buses form an array of transmission lines. The buses on
neighboring layers are orthogonal to each other, and buses of the same potential are tied
together with vias at crossover points. The distance between adjacent power buses or
ground buses in a layer (pitch) is relatively large at the chip-package interface and it shrinks
gradually as the power buses get closer to active circuits on the silicon. The power grid is
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Figure 44: Side view of on-chip grid
embedded in SiO2 and is present over a silicon substrate, as shown in Fig. 44.
The interdigitated Vdd and Gnd buses on the same layer of an on-chip power grid, as
shown in Fig. 45(a), have a uniform and periodic distribution. The alternating potential
configuration of the buses shows similarity to a coplanar waveguide where three neighboring
buses form a G-V-G pattern, which is the same as the CPW transmission line as shown
in Fig. 45(b). Based on the principle that similar geometry may possess similar electrical
properties, CPW on silicon substrate has been studied in this section for capturing the
electrical characteristics of the on-chip power grid. The difference between the on-chip
buses and CPW is attributed to the symmetry of the field distribution and the distribution
of the return current, which has been studied in Section 3.2.1.
3.1.2 Field pattern of CPW on silicon substrate
The electric field distribution of CPW over silicon substrate is shown in Fig. 46. The
electric field distribution was obtained using FEMLABTM which uses finite element method
to solve differential equations of electric potential in the dielectric under certain boundary




Figure 45: Top view of (a) Interdigitated on-chip buses, and (b) CPW
the center trace (signal trace) was 1 V and those at the sides and bottom ground plane
was 0 V. The gaps between signal trace and left/right ground plane were set up as perfect
magnetic surfaces, for which the explanation is discussed in Section 3.1.3. The silicon has a
relative permittivity of 11 and conductivity of 100 Ω-cm. It can be observed from Fig. 46
that CPW has a symmetric electric field distribution around the center of the signal trace.
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Figure 46: Field distribution of CPW
3.1.3 Parasitic extraction of CPW over lossless substrate
In this subsection, an analytical model for CPW fabricated on a lossless substrate is de-
scribed. In the next subsection, complex image technique is used with the analytical model
to develop a complete model for CPW on a silicon substrate.
A modeling method for lossy CPW has been discussed in [75], where CPW is modeled
as a coplanar coupled three-line system, which generates a 3×3 matrix as the solution. The
methodology proposed in this section uses an analytical solution for CPW, which provides
a much simpler model than the coupled line approach [130].
Using the quasi-static approximation, effective permittivity εeff , characteristic impedance














where c is the speed of light, Cline is the line capacitance of the transmission line, and C0 is
the line capacitance when no dielectrics exist. In Eq. (3.1), parameters Cline and C0 have
to be found first in order to obtain other parameters. For coplanar waveguide with a lower
67
Figure 47: Conductor backed coplanar waveguide
ground plane as shown in Fig. 47, the line parameters have been derived in [80] as





























and K(k) is the complete elliptic integral of the first kind.
The derivation of the above analytical expression follows an approximate conformal
mapping technique, which is based on the assumption that the gap between signal and
ground, W , can be represented as a perfect magnetic surface – that is, by enforcing Neumann
boundary conditions. This assumption leads to excellent results even for fairly large gaps
[79]. According to this hypothesis and neglecting the thickness of the conductors, the
line capacitor is obtained by summing up the upper half-space capacitance with twice the
capacitance of the section shown in Fig. 48(a). The detailed derivation is provided in [80]
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and only a picturised representation of the conformal mapping method, as shown in Fig.
48, has been used to discuss the method in this section.
Conformal mapping transforms the original geometry into a regular shape but still
maintains the boundary conditions, orthogonality of the field, and the capacitance. The
first conformal mapping used in CCPW calculation transforms the field inside the strip in
x-plane into an open space and the boundary is converted into the x coordinate axis of
the t-plane. The second conformal mapping closes the boundary into a rectangle in the
w-plane.
3.1.4 Effect of lossy silicon substrate on CPW characteristics
The previous section provides simple analytical expressions for εeff and Z as a function of
the geometry, yet it is derived under the condition that the dielectric is lossless. To take
into account the loss due to eddy currents in the silicon substrate, complex image technique
is adopted. As shown in Fig. 49, the lossy substrate is approximately replaced by a virtual
conducting image plane located at a complex distance heff from Vdd. The effective height
heff obtained from complex image technique [71] is a function of frequency and substrate
resistivity, which can be written as:
heff = hox +
(1− j)
2
δ tanh[(1 + j)hsi/σ] (3.3)
where δ = 1/
√
πfµ0σ is the skin depth of the bulk silicon. By substituting h with heff in
the analytical expressions for εeff (a, b, h) and Z0(a, b, h) for conductor-backed CPW, the
final model provides an analytical model of the CPW which takes into account the geometry
as well as the substrate loss. To compare the results of this approach with those of other
methods including measurement, one more step has been used to convert the interconnect






(Z2 − Z20 ) sinh(γl) 2ZZ0
2ZZ0 (Z2 − Z20 ) sinh(γl)

 (3.4)
where Ds = 2ZZ0 cosh(γl) + (Z2 + Z20 ) sinh(γl). In Eq. (3.4), parameter l is the length of





Figure 48: Conformal mapping for calculating CCPW (a) coplanar waveguide lower right
quadrant, (b) intermediate transformed quadrant in t-plane (c) final transformed geometry
in w-plane
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Figure 49: Conductor backed coplanar waveguide
3.1.5 Model to measurement correlation
To verify the accuracy of Eq. (3.2), several types of coplanar waveguide were designed
and fabricated on silicon wafers at the Packaging Research Center at Georgia Institute
of Technology [129]. The fabrication process used the following parameters: hox = 1µm,
hsi = 0.5mm, w = 25µm, l = 1.5mm, εsi = 11.9ε0 and εsio2 = 3.5ε0. The silicon substrates
had two different resistivities, namely, high resistivity ρ = 2000Ω-cm and low resistivity
ρ = 100Ω-cm. The numerical results from the closed form expressions of CPW showed
good agreement with measurement data from a vector network analyzer (VNA) – AgilentTM
8720ES – as shown in Fig. 50 and Fig. 51 for high resistivity and low resistivity wafers,
respectively.
3.2 Parasitic extraction for coplanar multi-conductor lines
in on-chip power grid networks
In this section, the combination of complex image and conformal mapping technique is
applied for modeling the on-chip power grid. The terminology “Coplanar Multi-conductor
(CMC)” structure has been introduced here to describe the interdigitated Vdd and Gnd
buses on the first layer of an on-chip power grid (M1 layer), which has the periodic structure
as shown in Fig. 52. In Fig. 52, parameters w and s denote the width of the traces and
the distance between neighboring traces, respectively. Parameters hox and hsi denote the
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Figure 50: Measurement vs. analytical model for high resistivity wafer
thickness of SiO2 and the thickness of silicon substrate, respectively.
3.2.1 Field distribution on M1 layer
The electric field distribution of CMC structure calculated using FEMLABTM [113] is shown
in Fig. 53(a). The boundary conditions were set up as follows: the electric potential on
Vdd traces was 1 V and those on Gnd traces and bottom ground plane was 0 V. The gaps
between Vdd and Gnd traces were set up as perfect magnetic surfaces since there is no
electric field normal to the line connecting Vdd and Gnd traces [79] [80]. The silicon has a
relative permittivity of 11 and conductivity of 100 Ω-cm. Compared with Fig. 47, it can
be observed that CPW and CMC structure share the common feature that the neighboring
interconnections contain opposite potentials. However, the CMC structure has two distinct
features, namely, 1) Its uniform topology causes symmetric field around the center of each
wire, and 2) The return current distribution is changed since Gnd traces have the same
dimension as Vdd traces.
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Figure 51: Measurement vs. analytical model for low resistivity wafer




Figure 53: CMC lines (a) Electric field of CMC, and (b) Magnetic walls at the center of
all buses
74
Due to the periodic topology and symmetric field distribution in a CMC structure,
imposing magnetic walls at the center of Vdd and Gnd traces, as shown in Fig.53(b),
does not change the field distribution because there is no electric field normal to the line
perpendicular to the center of each wire. This property has been utilized in the next section
to extract the parasitics of the CMC lines.
3.2.2 Parasitic extraction
The similarity and difference between CPW and CMC structure has been used to develop
the modeling approach for the CMC structure in this section. The combination of CIT with
quasi-static approximation has been applied for modeling the CMC structure. However, the
method described earlier has been modified to extract the effective permittivity of the CMC
structure, namely, εeff = CCMC/C0. The key issue in this approach is an efficient way to
compute the capacitance CCMC .
Figure 54: Electric field of CMC structure and capacitor calculation
To calculate the capacitance CCMC , magnetic walls No. 1,2 and 3 are imposed at
the center of a Vdd bus and two neighboring Gnd buses as shown in Fig. 54(a). The
field confined by magnetic walls No. 1 and 2 contributes to the line capacitor CCMC .
It is efficient to calculate electric field only on one side of the magnetic wall No. 3 to
reduce the computation complexity since the electric field is symmetric around the magnetic
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Figure 55: Conformal mapping of Cup
wall No. 3, as shown in Fig. 54(b). Furthermore, as shown in Fig. 54(c), CCMC is
calculated by doubling the summation of Cup(εSiO2) and Cdown(εSi), such that CCMC/2 =
Cup(εSiO2) + CDown(εSi). The quantities Cup(εSiO2) and Cdown(εSi) are obtained through
the conformal mapping procedures described in this section.
In Fig. 55, Cup(εSiO2) is determined by using Schwarz-Christoffel mapping derived in
(3.5). The solid lines denote the perfect electric conductor (PEC) and the dotted lines
denote the perfect magnetic conductor (PMC) or magnetic wall. This mapping transforms
the original open geometry into a closed rectangle, in which the electric line of force has a





















In Fig. 56, Capacitor Cdown(εsi) is obtained by going through two successive Schwarz-
Christoffel mappings, which are derived in (3.6) and (3.7). In the first conformal mapping,
the electric field inside the rectangle is mapped to the open space while the boundary of the
box is transformed to the real axis. The second conformal mapping closes the real axis to
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Figure 56: Conformal mapping of Cdown
form a rectangle, where the boundary conditions are different from the original rectangle.





















































(t + 1/k)(t + 1)(t2 − x2) , (3.7e)
Cdown(εsi) =
ε0εsi(W + W1 + W2)
2d
(3.7f)
where sn is the Jacobi elliptic function.
The above expressions provide a simple analytical solution for CCMC from which εeff
and Z can be obtained. To include the loss due to eddy currents in the silicon substrate,
complex image technique is applied to the expressions by replacing the height of silicon h
with complex distance heff given by (4.10), similar to the method described in Section 3.1.
As a result, the effective permittivity εeff , characteristic impedance Z, and propagation














To utilize the extracted model of CMC structure in SPICE-like simulator or circuit
FDTD algorithm, lumped element representation of the on-chip buses is required. Hence,
the following expressions (3.9) are used to extract RLGC transmission line parameters from
78
characteristic impedance Z, and propagation constant γ [99].
R = Re{γZ} (3.9a)
L = Im{γZ}/$ (3.9b)
C = Im{γ/Z}/$ (3.9c)
G = Re{γ/Z} (3.9d)
where Re and Im are the operators for extracting the real and imaginary part from a
complex entity and $ is the angular frequency.
3.2.3 Accuracy of the extracted model
A simple test structure as shown in Fig. 57 was modeled to verify the accuracy of the derived
analytical expressions. The capacitance calculated using conformal mapping was compared
with that from FEMLABTM [113] as shown in Table 1. From Table 1, it is apparent
that conformal mapping provides accurate analytical capacitance value for coplanar multi-
conductor structures arising in on-chip power grids.
Figure 57: Test case of half CMC structure: x = 5µm, y = 10µm, h = 250µm, εsi = 11.9ε0
and εsio2 = 3.5ε0
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Table 1: Capacitance result from conformal mapping and FEM
Quantity Conformal mapping FEM (FEMLABTM) error %
Capacitance (pF/m) 67.243 69.379 3.17
εeff 8.130 8.389 3.09
3.2.4 Comparison between CMC and CPW structure
The RLGC parameters for CMC structure in an on-chip power grid are frequency depen-
dent and the simulation of frequency dependent parameters are therefore required, which
has been discussed in Section 3.3. In this section, the RLGC parameters of a CPW and
CMC structure over low resistivity substrate are compared using Fig. 58 to illustrate their
difference. The CPW and CMC structure are configured to have the same geometry, namely
w = 25µm, hox = 1µm, hsi = 500µm, except for the width of the ground wire, Vss, which
is 300µm for CPW and 25µm for CMC structure.
The accuracy of a power grid model depends on the precise circuit representation of the
individual power bus. Among the different types of planar transmission lines, CPW has the
configuration that is closest to the layout of on-chip power grid, as explained earlier. Yet the
discrepancy between the RLGC parameters of CPW and CMC invalidate the application
of the CPW models for representing the periodic coplanar buses for the on-chip power
grid. The difference in the series impedance parameters, R and L, can be explained by the
different return current distribution of CPW and CMC lines. Since the return current is
forced to flow on narrower Gnd traces of CMC lines rather than wide Gnd lines of CPW,
higher inductance and resistance are obtained for CMC lines. Regarding shunt admittance
parameters, C and G, the difference can be attributed to the positions of the two magnetic
walls: The two side ground planes of an ideal CPW are infinite wide, for which two magnetic
walls can be placed at ± infinity without affecting the characteristics of CPW. Hence the
distance between two magnetic walls for CPW is infinity. For CMC structure, as shown
in from Fig. 54, the distance between two magnetic walls is the pitch of M1 layer. The
closeness of magnetic walls of the latter force electric field to penetrate deeper into the
silicon substrate, which leads to stronger frequency dependence due to the effect of lossy
substrate, especially for the conductance parameter.
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(a) Inductance (b) Resistance
(c) Capacitance (d) Conductance
Figure 58: Comparison of parameters for CPW and CMC structure, (a) inductance, (b)
resistance, (c) capacitance and (d) conductance
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3.2.5 Effect of SiO2 thickness
The eddy current in the silicon substrate serves as the return current for the on-chip power
buses and it contributes to the conductance element G of the transmission line. The atten-
uation of on-chip simultaneous switching noise is directly related to the value of G, which
determines the energy dissipation in the lossy substrate. The parameter G is a function of
the conductivity of the substrate as well as the thickness of the SiO2, which is the insulation
layer between the metal and silicon substrate. In integrated circuit (IC) design, once the
process is decided by the foundry technology, the conductivity of the semiconductor wafer
is fixed. Thus, besides the decoupling capacitor, it leaves the chip designer only the freedom
of changing the geometry of the power grid to maintain the power integrity.
The thickness of SiO2, hox, has been studied in this section for its effect on the con-
ductance element G. As an extension of the asymptotic solution for shunt admittance
parameters, the parameter G is derived as a function of oxide thickness hox, which is given
by,































where εsi, εsio2 , σsi and w are the permittivity of silicon, permittivity of SiO2, conductivity
of silicon and the width of power buses, respectively. In Eq. (3.10), C∞ is a constant which
is the capacitance in the high frequency limit, as defined in [71].
Fig. 59. shows the conductance versus hox for a test case with w = 4µm, hsi = 500µm
and f = 5 GHz. It can be observed that as the thickness of the SiO2 increases, the
substrate loss G decreases, since eddy current in the substrate becomes weak as the sources
move away from the silicon substrate. This result provides two advices to the on-chip power
grid designer, namely, 1) Small hox leads to large loss and helps reduce switching noise, and
2) Silicon substrate has little effect on the conductance parameter G of the transmission
line model for the interconnects far away from the substrate, such as the buses on the M3
layer and above. In the above example, if the interconnects of a power grid are larger than
5µm over the silicon, the G element is negligible. Thus, for the interconnect lines on higher
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Figure 59: Conductance vs. SiO2 thickness
layers, the modeling of the power bus can be simplified by ignoring the dielectric loss.
3.3 FDTD simulation for the on-chip power grid
In general, the RLGC parameters of the on-chip power grid are frequency dependent, es-
pecially for the M1 and M2 layers. When high-speed digital signal propagates on such a
line, its waveform is altered owning to the frequency dependent nature of the dispersive
transmission line. The time domain algorithms at present for the chip level simulation,
such as hierarchical analysis [88] and multi-grid method [57] [58], do not take the frequency
dependence into account. Neither does the LIM [63] and circuit based FDTD method [68].
In this section, a modified FDTD algorithm with the first-order Debye approximation is
used to simulate the frequency dependent circuit model of the on-chip power grid.
3.3.1 Representing an on-chip power grid using constant RLGC parameters
A standard way to deal with the frequency domain function in the time domain is through
convolution and Fourier transforms. However, they are not suitable for an on-chip power
distribution network with millions of branches, each of which has frequency dependent
RLGC elements. Hence, various approximations are usually used. One such approximation
which is largely used is the constant RLGC model. In the on-chip power grid model as
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shown in Fig. 60, each segment has a constant RLGC representation and the segments
of one bus are serially connected. For the orthogonal buses with the same potential on
the neighboring layers, they are tied together with vias at crossover points, which have
a representation of serially connected resistor and inductor. In this circuit model, the
capacitive coupling between neighboring layers due to crossover capacitor is not included,
which has been studied in Chapter 4.
Figure 60: On-chip power grid with constant RLGC representation
Since during parameter extraction, shunt elements C and G are referred to the ground
plane at the bottom of silicon substrate as shown in Fig. 52, that plane is modeled as
a global ground node (node 0 in a SPICE netlist) for the circuit model representation of
the entire on-chip power grid, as shown in Fig. 61. The updating equations of the FDTD
method for solving a circuit with constant elements are discussed in the next subsection.
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Figure 61: Constant RLGC representation of M1 and M2 layers
3.3.2 Implementation of FDTD for constant RLGC circuit model of on-chip
power grid
The implementation of FDTD for a constant RLGC circuit model of the on-chip power grid












In+1 = In +
∆t
Lext
(V n+1/2i − V n+1/2j −RdcIn) (3.12)
where parameters Rdc and Lext are the constant resistance and inductance, Gdc and Cext
are the constant conductance and capacitance. In Eq. (3.11) and (3.12), ∆t is the time
step.
The procedure for time domain simulation follow the steps described below:
1. At time T=0, initial values Ij(0) and Vj(0) are assigned to each branch current and
node voltage, respectively;
85
2. The node voltages Vj , j = 1, 2, ... are updated using expression (3.11), and the switch-
ing current is updated in each alternate time step separated by half a time step;
3. The voltages Vdd(=1) and Gnd(=0) are enforced at appropriate nodes, to which DC
supply is connected;
4. The branch currents Ij , j = 1, 2, ... are updated using expression (3.12);
5. The time step is advanced, T=T+∆t,
if (T<Tstop) , goes to step 2, where Tstop is the time limit to end simulation;
else quit and output.
3.3.3 Debye approximation for inclusion of frequency dependent RLGC circuit
model
Being independent of frequency, the constant RLGC circuit model discussed in the previous
subsection is an approximation at low frequency which does not take into account frequency
dependence. Therefore, a better modeling technique– Debye rational approximation– has
been used to approximate the frequency dependent RLGC parameters [84]. The advantage
of Debye rational function approximation is that it can approximate the smooth behavior
of RLGC parameters with a relatively small number of poles. The equivalent circuit rep-
resentation of Debye model is obtained by replacing the standard transmission line model
with a group of parallel and serially connected elements.
The parallel network represented in Fig. 62(a) corresponds to a model where only
frequency dependent resistance R and inductance L of the transmission line are considered.
Its Debye rational function is given by:






where Rdc and Lext denote the DC resistance and low frequency inductance of the line.
The series network represented in Fig. 62(b) corresponds to a model where only fre-




Figure 62: Equivalent circuit of unit length transmission line (a) Debye model for series
R and L, (b) Debye model for shunt G and C
function can be written as:






where Gdc and Cext denote the DC conductance and low frequency capacitance of the line.
During the approximation, the number of poles N must be chosen and then the cor-
responding Ri, Li, Gi, and Ci can be determined by an optimization procedure, such as
minimum least square technique suggested in [84]. It has been reported that a good match-
ing over a frequency range reaching a few gigahertz can be obtained using no more than
three or four Debye terms. While higher-order rational function approximations are pos-
sible, the relatively few number of terms provides an extremely simple model, such as the
first order Debye circuit with N = 1, as shown in Fig. 63.
A simple test circuit as shown in Fig. 64 has been constructed to illustrate the effect
of first order Debye model. It is an on-chip driver connected to a dispersive interconnect
with the frequency dependent R($), L($), G($), C($) parameters as shown in Fig. 65.
The value of each element in the first order Debye approximation is listed in Table 2. The
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Figure 63: Circuit of first order Debye approximation
Figure 64: Example of using first order Debye model
approximated impedance and admittance parameters are correlated with those obtained
from Z($) = R($) + j$L($) and Y ($) = G($) + j$C($) in Fig. 66.
Table 2: Circuit elements in the first order Debye approximation
Impedance Admittance
Rdc (Ω) R1 (Ω) Lext (nH) L1 (nH) Cext (pF) C1 (pF) Gdc (S) G1 (S)
45.8534 201.5576 6.3596 3.5367 0.37958 0.86351 1e-8 25.0254
To illustrate the importance of including frequency dependent RLGC parameters in the
time domain simulation, the test circuit has been simulated twice using SPICETM; one with
constant RLGC parameters and the other with first-order Debye model using the parameters
listed in Table 2. The voltage output of the driver is a trapezoid waveform, as shown in
Fig. 67. The response of the circuit is observed at the far end of the transmission line. The
results of constant RLGC model and first order rational approximation are shown in Fig.
67. It can be deduced that constant RLGC model cannot predict the correct propagation
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(a) Inductance (b) Resistance
(c) Capacitance (d) Conductance
Figure 65: Parameters of the test structure, (a) inductance, (b) resistance, (c) capacitance
and (d) conductance
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(a) Re(Z) (b) Im(Z)
(c) Re(Y ) (d) Im(Y )
Figure 66: First order Debye approximation of frequency dependent impedance and ad-
mittance (a) Re(Z), (b) Im(Z), (c) Re(Y ), (d) Im(Y )
Figure 67: Comparison between constant RLGC model and first order Debye
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delay and magnitude of the noise transmitted on a frequency dependent on-chip power
grid. On the contrary, first order Debye circuit provides an extremely simple model to
characterize the frequency dependent interconnects forming the on-chip power grid.
3.3.4 Implementation of Debye model in FDTD algorithm
The implementation of first-order Debye model in FDTD algorithm and its accuracy are
discussed in this subsection. It is shown that once the first-order Debye model is extracted,
it takes only a slight modification to the standard FDTD equations to incorporate this
circuit model.
The updating equations for series impedance are introduced in [84], which focuses mainly
on the frequency dependent R and L parameters. These equations are repeated below to
provide a complete description of the problem. On the other hand, the FDTD equations
for shunt admittance are derived in this section.
The set of updating equations of Debye series impedance are
b(k)n+1 = b(k)n − ∆t
Lext∆z
[v(k + 1)n+1/2 − v(k)n+1/2] (3.15a)
d(k)n+1 =
1
AQ− 1[Q ·RS1−RS2] (3.15b)
m(k)n+1 =
1
AQ− 1[A ·RS2−RS1] (3.15c)
i(k)n+1 = b(k)n+1 − d(k)n+1 −m(k)n+1 (3.15d)
where A,Q, RS1, RS2 are the intermediate variables:
A = 2LextRdc∆t + 1




RS1 = b(k)n+1 + b(k)n + [ 2LextRdc∆t − 1]d(k)n −m(k)n
RS2 = b(k)n+1 + b(k)n + [2LextR1∆t − LextL1 − 1]m(k)n − d(k)n
The corresponding updating equations of Debye shunt admittance are derived as shown
91
below:
bs(k)n+1 = bs(k)n − ∆t
Cext∆z
[i(k + 1)n+1/2 − i(k)n+1/2] (3.16a)
ds(k)n+1 =
1
AsQs − 1[Qs ·RS1s −RS2s] (3.16b)
ms(k)n+1 =
1
AsQs − 1[As ·RS2s −RS1s] (3.16c)
v(k)n+1 = bs(k)n+1 − ds(k)n+1 −ms(k)n+1 (3.16d)
where As, Qs, RS1s, RS2s are the intermediate variables:
As = 2CextGdc∆t + 1




RS1s = bs(k)n+1 + bs(k)n + [ 2CextGdc∆t − 1]ds(k)n −ms(k)n
RS2s = bs(k)n+1 + bs(k)n + [2CextG1∆t − CextC1 − 1]ms(k)n − ds(k)n
The Eq. (3.15) and (3.16) update the current in the branches and voltage at nodes as
functions of the current and voltage values at the previous time step and circuit elements,
and they are very similar to the updating equations (1.31) and (1.32) for LIM [63]. The ad-
vantage of Debye updating equations is that the frequency dependency of the interconnects
are explicitly included through the parameters R1, L1, C1, G1. The cost of this algorithm
is that extra memory has to be allocated for the intermediate variables and extra floating
point operations and CPU time have to be used in calculating these variables.
To check the accuracy of the above updating equations of first-order Debye model, the
test circuit in the previous subsection was simulated using SPICETM and modified FDTD
algorithm. Fig. 68 shows the match between the SPICETM simulation and FDTD algorithm
for the same first order Debye model. The FDTD algorithm uses the updating equations
in (3.15) and (3.16) and no matrix inversion is required.
3.4 Full-chip power supply simulation
The extraction of frequency dependent interconnect parameters and their Debye model are
discussed in Section 3.2 and 3.3 respectively, which lay the foundation for full-chip power
supply noise simulation. In this section, the capacitive coupling between neighboring layers
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Figure 68: Correlation between SPICE and modified FDTD for first-order Debye model
due to crossover capacitor is not included in the circuit model, which has been studied in
Chapter 4. The model of the on-chip power grid is composed of a large number of sub-
circuits, which are serially connected at the same layer and tied to other sub-circuits at the
neighboring layer through vias. Each sub-circuit represents a piece of power/ground bus
whose RLGC parameters are extracted and approximated by the first order Debye circuit
model using the method described in Section 3.2 and Section 3.3.3. Its schematic is shown
in Fig. 69 and Fig. 70.
In each sub-circuit of the Debye model, the shunt elements are connected to the global
ground node (node 0 in the SPICETM netlist), which is referenced to the plane at the
bottom of a silicon substrate, as shown in Fig. 71.
The large network obtained above has been simulated using circuit FDTD algorithm
with the updating equations defined in (3.15) and (3.16). After that, different aspects
of the on-chip switching noise can be observed, such as its propagation pattern and time
domain signature.
Fig. 72 shows the DC voltage distribution of a three-layer on-chip power grid and
Fig. 73 shows the propagation pattern on the bottom metal layer. The propagation pattern
is a snapshot of the voltage distribution on the bottom layer of power grid under the




Figure 69: Power grid model (a) Debye model for each segment of the power/ground
buses, and (b) the connection of M1 and M2 layers
drawn to connect the points where noise has the same magnitude (equipotential line). The
corresponding concept in the electromagnetics is wavefront, which is defined as a surface
on which the propagating fields have a constant phase. In a homogeneous dielectric, every
point on the wavefront of the propagating fields has the same distance from the source. For
instance, the wavefront forms a sphere for a point source launched in 3-D space filled with a
homogeneous medium. In rectangular power planes used in PCBs and MCMs, the wavefront
of switching noise has a circular shape [21]. In on-chip power grid analysis, the equipotential
line denotes the positions at which noise has the same magnitude and phase. As shown in
Fig. 73, the equipotential line has an elliptical shape, which can be explained as follows:
The propagating noise is guided by the power buses in the homogeneous media, SiO2. Given
the same amount of time, the noise propagates the same distance from the source, which is
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Figure 70: Full-chip power model and Debye approximation
Figure 71: Ground node of an on-chip power grid
the length of the path along the power buses taken by the noise. There is noise propagating
along the buses on M1 layer, and there is noise propagating to M2 layer through the via and
coming back to M1 layer, as shown in Fig. 74. In Fig. 74, the length of the solid arrow is
identical to the summation of the length of all dotted segments. Hence, connecting the tips
of the arrows forms the equipotential line, which forms an ellipse. This diagnosis is based
on the condition that switching noise is propagating only along the metal interconnections
(buses and vias) and the paths of displacement current due to crossover capacitor is not
included in the diagnosis. The capacitive coupling due to crossover capacitance between
orthogonal buses is explored in Chapter 4.
The propagation pattern helps to observe the noise versus location at a certain time step.
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Figure 72: Steady state (DC) of on-chip power distribution
The noise signature can also be observed at a certain location as a function of time. Both
are important to the on-chip power integrity analysis and diagnosis. By observing the noise
signature of the power grid over substrate with different resistivity, the impact of substrate
on switching noise of on-chip power distribution network is studied. As mentioned earlier,
the resistivity of the substrate is defined by the foundry technology and by chip designers
at the early stage of a design flow. The substrate affects the power grid in two ways. First,
the substrate reduces the distribution network’s DC voltage drop. Second, the voltage
swing is reduced due to the conductance and the decoupling effect of parasitic capacitor
between power buses and substrate. Consequently, a power distribution analysis without
the substrate effect can lead to an over-designed distribution network and result in wastage
of chip resources. The effect of substrate resistivity on SSN is demonstrated through a
simple test vehicle, which is a 4mm × 4mm chip with a three-layer power supply and the
pitches of each layer are 20µm, 40µm, and 80µm. The width of power bus is 5µm and the
thickness is 1µm. Switching current is modeled as a triangular current pulse with 10ps rise
time, 20ps fall time and 200ps as period. The supply voltage is 1 V and the power density
at the center of the chip is 300mw/(mm2). Two simulations are done for the chip with
the same physical setup but different substrates, namely, high resistivity with ρ = 100Ω-cm
and low resistivity with ρ = 5Ω-cm. The voltage of a node 1mm away from the chip center
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Figure 73: Elliptical pattern of the switching noise
Figure 74: Physical explanation of elliptical pattern of switching noise
at the bottom layer is recorded. The waveforms of both are compared in Fig. 75. It can be
clearly seen that lossy substrate helps attenuate the on-chip simultaneous switching noise
by reducing the peak-to-peak value and accelerating the damping of the voltage swing.
3.5 Simulation for on-chip power grid with various power
densities
In the previous section, simulation has been carried out for an on-chip power grid with the
switching circuit located at the center of bottom layer, which is useful for analyzing the
switching noise generated by a localized noise source. This section discusses the realistic
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Figure 75: Switching noise on wafers with different resistivity
situation where switching circuits are distributed across the entire chip.
In the design of an IC, circuits are grouped together according to their function, such
as logic, fast storage buffer (cache memory) and I/O. The logic circuits are further divided
into different partitions, such as arithmetic and logical unit (ALU) and control unit as
determined by computer architecture. This design results in various blocks on the layout
of the IC, which consume different amount of power and draw different volume of current
from the power supply. Since the switching activity is a random process, the parameter
used to describe the power consumption of a block is power density Pdensity, which is the
power requirement of a block averaged in time. Having the unit of mW/mm2, the power
density needs to be multiplied by the area of the block Aarea to obtain the actual power
consumption. The power consumption is divided by the DC supply VDC to obtain the





The peak current Ipeak is calculated as two times of the average current Iaverage [64],
which can be written as:
Ipeak = 2× Iaverage (3.18)
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Figure 76: Cross section of three layer power grid with the following parameters: w1 =
0.36µm, s1 = 6.72µm, T1 = 0.31µm, w2 = 2.8µm, s2 = 53.76µm, T2 = 0.31µm, w3 =
75.24µm, s3 = 806.4µm, T3 = 0.54µm, hox = 2µm, hsi = 500µm, , εsio2 = 4ε0, and
εsi = 11ε0, and ρsi=0.01 Ω-cm
A 6mm × 6 mm chip with three layers of power grid as shown in Fig. 76 was simulated
with different power densities. The chip was divided into twelve blocks and the power
densities of the blocks had a value from 50 to 250 mW/mm2. The top view of the block
and their power density is shown in Fig. 77. The coordinates of the bottom-left and top-
right corners of each block are listed in Table 3. The DC voltage supply was 1.5V and the
period of noise source was T = 4ns. The simulation was carried out from t = 0ns to t = 2T






(VV dd − VGnd)dt (3.19)
The top view and side view of average voltage fluctuation are plotted respectively in Fig.
78 and Fig. 79 using MATLABTM. In Fig. 78 and Fig. 79, the area with blue color has the
minimum voltage, which indicates that higher power density block draws more current from
power supply and has more voltage drop. On the other hand, the area with red color has
the maximum voltage, which indicates that lower power density block draws less current
from power supply and has less voltage drop.
99
Table 3: Coordinates of the blocks with different power density
Bottom-left corner Top-right corner Power density
x (mm) y (mm) x (mm) y (mm) (mW/mm2)
Area1 0 0 2 3 100
Area2 2 0 4 1 150
Area3 4 0 6 2 50
Area4 2 1 3 4 250
Area5 3 1 4 3 200
Area6 4 2 6 3 150
Area7 0 3 1 6 50
Area8 1 3 2 5 200
Area9 1 5 2 6 100
Area10 2 4 3 6 150
Area11 3 3 4 6 50
Area12 4 3 6 6 100
Figure 77: Chip divided in to twelve blocks with various power density (unit=mW/mm2)
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Figure 79: Side view of voltage fluctuation
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3.6 Summary
This chapter discussed the modeling and simulation of on-chip power grid. First, complex
image technique is applied for modeling the dispersive interconnect on lossy silicon sub-
strate. The closed form analytical model for CPW is used together with complex image
technique, which results in an accurate model which was correlated with measurement data.
The similarity and dissimilarity between CPW and coplanar multi-conductor structure was
studied, which enabled the analytical modeling of CMC structure. Analytical expressions
for CMC structure were derived using conformal mapping technique. The procedure of ex-
tracting the frequency dependent RLGC parameters was discussed by using the combination
of complex image and conformal mapping techniques.
Secondly, the Debye rational approximation was applied on the extracted RLGC param-
eters to simulate the frequency dependent elements in the time domain. The model of the
entire chip power grid was constructed using the first order Debye approximation for each
segment of the power/ground buses. The simulation of the entire network of the full-chip
power grid was carried out using the modified FDTD updating equations. The on-chip
simultaneous switching noise was observed as a function of location as well as a function of
time. The effect of substrate loss on switching noise in on-chip power distribution network
was quantified by comparing the SSN on substrates with different resistivity.
Due to the efficiency of the analytical expressions and easy implementation of the Debye
updating equations, the proposed approach can easily be incorporated into CAD tools for
chip and system power integrity design.
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CHAPTER IV
MODELING OF MULTILAYERED ON-CHIP POWER
DISTRIBUTION NETWORKS
In the previous chapter, a methodology was formulated for characterizing the regular on-
chip power grid, which includes the extraction of frequency dependent RLGC parameters
for periodic power buses and time domain simulation of an entire on-chip power distribu-
tion network consisting of three layers. Though the modified FDTD algorithm has universal
practical applications, the application of the modeling procedure is limited by the assump-
tion used in the development. The assumption is that the layout of power/ground buses on
each layer has a uniform periodic pattern, which may not be true for a generic power grid.
Besides, the mutual coupling between the buses on different layers has been ignored and
thus no effects from buses on neighboring layers are included. In other words, the modeling
procedure in the previous chapter is developed under ideal conditions and is limited to three
layers.
In this chapter, the modeling method is improved to be of practical use for a generic
on-chip power grid. As shown in Fig. 80, several topics are covered in this chapter which
includes: 1) Incorporating the capacitive coupling between adjacent layers into the power
grid analysis, 2) Parameter extraction of the general on-chip multi-conductor transmission
lines, 3) Including the thickness of the conductor in the transmission line model, 4) Studying
the effect of adjacent layers on the circuit model of on-chip power buses, 5) Studying the
noise performance of irregular power grid, and 6) Generating the circuit model automatically
from the layout information of an on-chip power grid.
4.1 Crossover capacitance of power buses
In Fig. 81, two buses with the same potential crossing each other are connected by a via.
However, the crossover of two interconnects of opposite potential results in a capacitor,
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Figure 80: Various topics covered in Chapter IV
which induces coupling between neighboring layers. Various numerical methods have been
used in the past to extract crossover capacitance formed by the orthogonal interconnects in
a multilayered structure. These methods can be generally classified into two categories,
namely, integral-equation methods and differential-equation methods. The differential-
equation method, such as finite-element method (FEM) [114] and finite-difference method
(FDM) [115] divide the problem space into meshes that lead to a large-size sparse ma-
trix. The integral-equation method, such as the method of moments (MoM) [116], and the
boundary-element method (BEM) [117], divide the surfaces of conductors and the interfaces
of dielectric layers into meshes that lead to a relatively smaller, but full matrix. Instead of
numerical methods that are often time consuming, analytical expressions of crossover capac-
itance are derived in this section using conformal mapping technique, which give accurate
results and are more efficient.
For characterizing the crossover capacitance, two issues need to be studied first, namely,
1) the effect of neighboring interconnects on the crossover capacitance, and 2) the fringing
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Figure 81: Crossover capacitor formed by buses with opposite potential
distance of the electric field of the crossover structure.
4.1.1 Effect of coplanar neighboring interconnects
A crossover formed by V1 and G2 and its neighboring interconnect, G1, is shown in Fig. 82.
The effect of the neighboring interconnects on the crossover capacitance has been studied
as a ratio of capacitances using EM Studio which is an electrostatic solver based on finite
integration technique [118]. The ratio of capacitances is Cparallel/ (Cparallel + Ccrossover),
where Cparallel denotes the mutual capacitance between V1 and G1 and Ccrossover denotes
the crossover capacitance between V1 and G2. The capacitance ratio calculated as a func-
tion of l/d is shown in Fig. 83, where l is the distance between V1 and G1 and d is the
thickness of the SiO2 between V1 and G2.
The capacitance ratio decreases rapidly as l/d increases and the value of Cparallel is very
small compared to the total capacitance for very large l/d ratio. When the distance l is ten
times greater than the SiO2 thickness, the effect of neighboring interconnects on crossover
capacitance can be ignored. This approximation is used for calculating the crossover capac-
itance between interconnects on adjacent layers in the following sections.
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Figure 82: Effect of neighboring interconnects
Figure 83: Capacitance ratio
4.1.2 Fringing distance
In Fig. 82, the electric field is not confined within the cuboidal volume formed between
two orthogonal strips. Instead, it extends beyond the volume due to the fringing field. To
balance the accuracy and computational complexity of the problem, two interconnects need
to be truncated at a finite distance away from the cuboidal volume. The distance of the
fringing field or fringing distance is quantified in this section.
Fig. 84 shows a plane cutting the crossover structure and the cross section obtained




Figure 84: Crossover structure (a) Cutting plane, (b) Cross section
and its electric field distribution at the right side are studied for determining the fringing
field. The fringing distance is investigated here by studying the relationship between the
magnitude of electric field intensity and the ratio x/d, where x is the distance between the
point of observation and the edge of cuboid, as shown in Fig. 85.
The fringing electric field E in Fig. 85 has been calculated using FEM as well as the
conformal mapping technique in this chapter, which is described in this section. Maxwell’s
transformation Z = d/π(1 + W + eW ) [77] maps the complex variable W = u + iv into
Z = x + iy as shown in Fig. 86. The line u = Ku = constant, is mapped to the arc as
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Figure 85: Fringing distance
Figure 86: Maxwell’s transformation
the electric field line at the edge of two parallel plates in the Z domain. Its parametric
equations can be expressed as:
x = f(u = Ku, v) =
d
π
(1 + Ku + eKu cos(v)) (4.1a)
y = g(u = Ku, v) =
d
π
(v + eKu sin(v)) (4.1b)
where d is the thickness of the dielectric. Once the potential difference between two plates
V is set, the magnitude of electric field intensity |E| is inversely proportional to the length
of the arc, according to |V | = |E ·larc| = |E||larc|. The formula (4.2) can be used to compute
the length of an arc |larc| in Cartesian coordinate from the above parametric equations [121],





f ′2(v) + g′2(v)dv (4.2)
The magnitude of electric field, |E|, normalized to the value of |Ex=0|, is plotted along
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Figure 87: Correlation between FEM and conformal mapping for fringing field
the Gnd for x ≥ 0 in Fig. 87, in which the result from conformal mapping matches well
with the result from FEMLABTM. It can be observed that the electric field attenuates
quickly beyond the edge of the cuboid. At a distance that is four times the SiO2 thickness
away from the edge, its magnitude is less than ten percent of the value at the origin. Since
the electric energy density and corresponding capacitance is proportional to the square of
|E|, the contribution from the field beyond the distance 4 × d can be neglected. Hence,
two orthogonal interconnects can be truncated at a distance of four times SiO2 thickness d
away from the overlapping area, based on which further crossover capacitance calculations
can be carried out.
4.1.3 Conformal mapping for calculating crossover capacitance
After applying the fringing distance criterion and truncating the orthogonal interconnects,
the crossover structure has the shape as shown in Fig. 88. The coupling capacitance can
be extracted using numerical methods such as FEM [114]. However, in this subsection,
analytical expressions for calculating the crossover capacitance are derived using conformal
mapping, which can yield accurate capacitance and allow for physical understanding of the
capacitance.
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Figure 88: Crossover capacitor
Figure 89: Schematic representation
The total crossover capacitance can be approximately divided into three major compo-
nents as shown in Fig. 89. Capacitance Coverlap stems from the field confined within the
center cube and can be simply calculated as Coverlap = εsio2(a · b)/d. Capacitance Cfringing
denotes the contribution from the fringing field, which is derived under the assumption that
two conductors have zero thickness. The effect of the conductor thickness is considered in
capacitance Cside.
Due to symmetry, only half of the electric field needs to be evaluated after imposing the
magnetic wall along the center line as shown in Fig. 90(a). Furthermore, the capacitance
per unit length of the half cross section can be approximated by the summation of two






Figure 90: Capacitance decomposition (a) Symmetric field, (b)Cfringing, (c) Cside
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The capacitance per-unit-length Cfringing pul is determined by going through two con-
formal mappings shown in Fig. 91. The expressions of this conformal mapping are given
by





















Cfringing pul = Chalf − ε · w1
d
(4.3f)
In Fig. 91, the variable in the Z domain is transformed to the T domain using Eq.
4.3a. The electric field inside the strip is mapped to the open space while the boundary
of the strip is transformed to the real axis. The second conformal mapping transforms the
variable in the T domain to the W domain using Eq. 4.3b, which closes the real axis to
form a rectangle. The nodes A-B-C-D on the boundary have the values as shown in Table
4, where a = sin[πd (−d/2 + i ∗ w1)], b = sin[πd (d/2 + i ∗ w2)] and l1, l2 are calculated using
(4.3c) and (4.3d).
Table 4: Nodes on the boundary for calculating Cfringing
Nodes Z domain T domain W domain
A −d/2 + i ∗ w1 a −l2/2 + i ∗ l1
B −d/2 −1 −l2/2
C d/2 1 l2/2
D d/2 + i ∗ w2 b l2/2 + i ∗ l1
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Figure 91: Conformal mapping for Cfringing pul
The capacitance per-unit-length Cside pul is determined by going through two conformal
mappings shown in Fig. 92. The expressions of conformal mapping are given by


















Table 5: Nodes on the boundary for calculating Cside pul
Nodes Z domain T domain W domain
A i ∗ (h + w2) a −l2 + i ∗ l1
B i ∗ h b −l2
C 0 0 0
D w1 d i ∗ l1
In Fig. 92, the variable in the Z domain is transformed to the T domain using Eq. 4.4a.
The electric field inside the first quadrant is mapped to the open space while the boundary
of first quadrant is transformed to the real axis. The second conformal mapping transforms
the variable in the T domain to the W domain using Eq. 4.4b, which closes the real axis to
form a rectangle. The nodes A-B-C-D on the boundary have the values as shown in Table
5, where a = [i ∗ (h + w2)]2, b = (i ∗ h)2, d = w21 and l1, l2 are calculated using (4.4c) and
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(4.4d).
Figure 92: Conformal mapping for Cside pul
To achieve the actual value, the values of Cfringing pul and Cside pul are doubled to
account for the other half cross section and are multiplied by the width of the strip.
4.1.4 Capacitor results
To validate the accuracy of the approach proposed above, results for two crossover struc-
tures obtained by using conformal mapping are compared with those computed by using
FEMLABTM, which is based on finite element method. In the examples, two conductors of
thickness 0.3µm are present in a homogeneous dielectric (SiO2) with εr = 4. The dielectric
distance between two interconnects is 1µm and the calculated capacitances are shown in
Table 6. It can be seen that conformal mapping provides accurate capacitance for intercon-
nects crossing each other.
Table 6: Crossover capacitance comparison
Crossover geometry (µm) C(fF) Error (%)
FEM Conformal mapping
a=10, b=20 10.0059 9.9312 0.75
a=5, b=15 4.6594 4.5449 2.5
4.1.5 FDTD implementation with crossover capacitance
To include the crossover capacitor in the FDTD algorithm, the finite difference expressions
are derived based on Kirchoff’s current law (KCL), as described in this section.
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An example of two buses – one power, one ground bus – with crossover capacitor Cc is
shown in Fig. 93. The buses in Fig. 93(a) contain the frequency independent parameters,
while those in Fig. 93(b) contain first order Debye model for frequency dependent parame-
ters. Subscript p and g are used to denote the power and ground parameters, while p1 and
g1 are used to denote the parameters of first order Debye model.
(a)
(b)
Figure 93: Crossover capacitor between two transmission lines (a) Frequency independent
parameters, (b) First order Debye model for frequency dependent parameters
From KCL, the summation of the current at node Vp and Vg in Fig. 93(a) should be
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+ GpVp + Cc
d(Vp − Vg)
dt




+ GgVg − Cc d(Vp − Vg)
dt
− Ig = 0 (4.5b)
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In (4.6), a 2×2 matrix inversion is necessary for finding the voltage at Vp and Vg at each
time step. Eq. (4.6) updates the voltage in the circuit. On the other hand, Eq. (4.7) from












(0− V n+1/2g −RgIng ) (4.7b)
where ∆t is the time step.
The above expressions have been tested for simulating a circuit with the following param-
eters: Rp = Rg = 45.8534Ω, Lp = Lg = 6.3596nH, Gp = Gg = 0.001S, Cp = Cg = 1.2pF
and Cc = 0.6pF . The excitation is a voltage pulse as shown in Fig. 93 with the following
parameters: Vpeak = 1V , Trise = 0.1ns, Tfall = 0.1ns and Tpeak = 5ns. The voltages at
node Vp and Vg are compared with SPICETM in Fig. 94 and 95. It can be observed that
(4.6) predicts the voltage on both the aggressor and victim transmission lines accurately.
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Figure 94: Voltage at node Vp
Figure 95: Voltage at node Vg
For the frequency dependent example, the same concept has been applied which results
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In (4.8), a 4×4 matrix inversion is necessary for finding the voltage at Vp, Vp1, Vg
and Vg1. The expressions have been tested for simulating the circuit with the following
parameters: Rp = Rg = 45.8534Ω, Rp1 = Rg1 = 201.5576Ω, Lp = Lg = 6.3596nH,
Lp1 = Lg1 = 3.5376nH, Gp = Gg = 10−6S, Gp1 = Gg1 = 25.0254S, Cp = Cg = 0.37958pF ,
Cp1 = Cg1 = 0.86351pF and Cc = 0.1pF . The excitation is a voltage pulse with the
following parameters: Vpeak = 1V , Trise = 0.1ns, Tfall = 0.1ns and Tpeak = 5ns. The
voltages at node Vp and Vg are compared with SPICETM in Fig. 96 and 97, respectively.
It can be seen that accurate voltages can be predicted by using (4.8) on both the aggressor
and victim transmission lines containing first order Debye model for frequency dependent
parameters.
4.1.6 Power grid simulation with crossover capacitance
In order to observe the effect of crossover capacitance on the SSN, a corner of a two-layer
power grid was set up, which had three Vdd and two Gnd buses on the first layer and two
Vdd and one Gnd bus on the second layer. The top view and cross section of the two-layer





the vias connecting the Vdd buses and Gnd buses, and 4 denotes the crossover capacitor
formed by orthogonal Vdd and Gnd buses. The segment of the first layer and second layer
buses has the RLGC parameters as shown in Table. 7. The core switching current I1 and
I2 was injected into the power grid at the bottom left corner and voltage fluctuations were
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Figure 96: Voltage at node Vp
Figure 97: Voltage at node Vg
observed at two selected locations V1 and G1. In Fig. 98, I1 and I2 are the oppositely
directed currents such that I2 = −I1 = Iswitching, where




Ipeak(t− Trise), (0 < t ≤ Trise)
Ipeak(Trise + Tfall − t), (Trise < t < Trise + Tfall)
0, (otherwise)
(4.9)
and Ipeak = 0.1mA, Trise = 1ps and Tfall = 2ps.
Three simulations were carried out for the above structure with the following specifica-
tions, namely: 1) Full-coupled : All the crossover capacitance was included and I1 and I2
were both present, 2) Uncoupled : None of the crossover capacitance was included and I1
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Figure 98: A corner of two-layer power grid
Table 7: Parameters of a two-layer power grid
R (Ω) L (pH) C (fF) G (mS)
First layer 0.18 11.993 2.69467 0.644456
Second layer 0.12 26 7.8262 0.015268
Crossover × × 0.17531 ×
and I2 were both present, 3) Vdd-coupled : All the crossover capacitance was included but
I2 = 0. Though the third specification is not consistent with the actual switching activity,
it was designed for observing the SSN initiated solely from Vdd buses.
The voltage fluctuation at Vdd bus V1 for Full-coupled and Uncoupled cases are plotted
in Fig. 100. The waveform of Uncoupled case is the voltage response due to the conducting
current flowing along the Vdd buses, while the waveform of Full-coupled is attributed to the
conducting current as well as the displacement current in the form of capacitive coupling
Idisplacement = Ccrossover dVdt . Since the crossover capacitances are distributed across the
entire chip uniformly, the Vdd and Gnd buses are tightly coupled to each other. It is
important to include crossover capacitance in the equivalent circuit of on-chip power grid
to model the structure correctly and get accurate results.
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Figure 99: Cross section of two-layer power grid with the following parameters: w = 4µm,
s = 4µm, T = 0.1µm, hox = 2µm, hsi = 500µm, εsio2 = 4, and ρsi=0.01 Ω-cm
To further demonstrate the coupling between Vdd and Gnd buses, the voltage fluctua-
tion on node G1 was analyzed. In the Uncoupled case, the noise at G1 can be attributed
solely to the noise source I2, since the noise on V dd bus does not have any effect on it. On
the other hand, in the Vdd-coupled case, the noise at G1 can be attributed solely to the
noise source I1 through the capacitive coupling. In Fig. 101, two waveforms are shown: one
is the summation of voltage fluctuation at G1 in Uncoupled and Vdd-coupled case; the other
one is the voltage fluctuation in Full-coupled case. Since the principle of superposition is
valid in the SSN analysis for linear sources, the switching noise on Vdd/Gnd buses can be
attributed to the summation of noise due to conducting current on Vdd/Gnd buses and the
noise due to the coupling between Gnd/Vdd buses. From Fig. 101, it is apparent that the
summation of noise on node G1 of Uncoupled and Vdd-coupled matches that of Full-coupled,
which satisfies the principle of superposition.
4.2 Parameter extraction for generic on-chip layout
In Chapter III, the analytical expressions were derived for a regular power grid with uniform
periodic layout. On the other hand, the irregular power grid has practical applications in the
chip design such as in Field Programmable Gate Arrays (FPGAs). Instead of maintaining
the periodicity and uniformity, irregular layout has less restriction on the placement of
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Figure 100: Comparison between switching noises on V1
parallel conductors. It is common that power and ground buses are arranged aperiodically
in a realistic IC. This section discusses the extraction of parameters of multi-conductor
transmission lines with generic layout over lossy silicon substrate.
For a single transmission line over a lossy substrate, per-unit-length (pul) inductance
and resistance can be obtained from the real and imaginary part of L(w/heff ), which is
a closed form expression for the inductance of a microstrip over a ground plane with the
complex distance heff calculated from complex image technique. The height heff can be
written as:
heff = hox +
(1− j)
2
δ tanh[(1 + j)hsi/σ] (4.10)
In [71], it has been reported that using this method, pul inductance and pul resistance
extracted for a microstrip shown in Fig. 102 have good correlation with quasi-static and
full-wave solution, as shown in Fig. 103. In Fig. 103, the full-wave solution is obtained
by using MomentumTM, which is an electromagnetic solver for planar structures based on
Method of Moment (MOM) [72].
The same analysis can be applied on multi-conductor transmission lines. The off-
diagonal entries Lij , which denote the mutual inductance, have been evaluated by ex-
trapolating the formulas for partial mutual inductances of finite length conductors [109].
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Figure 101: Comparison between switching noises on G1
However, the pul inductance is increasing with the length of the conductor l due to a di-
vergent term in the formula [98]. In this section, stable analytic formulae as shown in Eq.
(4.11) from [110] have been used to calculate the self- and mutual inductance and resistance,
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where parameters rei , r
e
j denote equivalent radius of the conductors, i and j. Parameters s
e,
de are equivalent horizontal and vertical distance between conductors, and he is the equiv-
alent height of the conductor over ground plane, as shown in Fig. 104. Their expressions
are given as follows:
rei = (Wi + Ti)/4 (4.12a)
he = h + (Ti −Wi)/4 (4.12b)
de = d + (Ti −Wi)/4 + (Tj −Wj)/4 (4.12c)
se = s + (Wi − Ti)/4 + (Wj − Tj)/4 (4.12d)
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Figure 102: Microstrip on silicon substrate with w = 4µm, hox = 2µm and hsi = 500µm
(a) (b)
Figure 103: Frequency dependent impedance (a) inductance and (b) resistance
Since the formulae for self- and mutual inductance given in Eq. (4.11) are not functions
of the conductor length l, they do not pose divergent problem by nature and thus are suitable
for engineering applications. The complex inductance is readily obtainable by replacing he
with heff given by Eq. (4.10). Afterwards, inductance and resistance can be obtained from
the real and imaginary parts of Lii(heff ) and Lij(heff ).
The evaluation of the frequency dependent admittance parameters, C(ω) and G(ω),
follows the asymptotic solution approach described in [71], which is based on the electric
behavior of the lossy substrate and the corresponding equivalent circuit. This approach has
been introduced in Section 1.3.1.3 and details are referred to [71], while some important
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Figure 104: Coupled interconnects and definition of re, se, de and he
points are discussed below:
a) For a single interconnect, C(ω) and G(ω) are functions of Cox and C∞, which can
be determined by using analytical expressions. For example, in [71], the Cox for
a microstrip line was determined using analytical expressions from R. E. Collin’s
book [73].
b) For coupled interconnects, C(ω) and G(ω) are the closed form functions of Cox, Cm,
CSi, CSim, as shown in Fig. 105. As stated in [71], closed form expressions for
the self- and mutual capacitance for coupled interconnects with general configuration
may not be as readily available as for a single interconnect. As an alternative, these
capacitances can be calculated using a 2-D static capacitance solver [125].
The above procedures are valid for parallel rectangular conductors and there is no restric-
tion on the placement of adjacent conductors. The conductors can be placed aperiodically
on the same layer or even be placed on different layers. In fact, these expressions are used
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Figure 105: Equivalent circuit for coupled interconnects on silicon substrate
in Section 4.3 for studying the effect of every alternate layer below or above on the the
interconnects being analyzed and in Section 4.4 for studying the effect of irregular layout.
Hence it is a general solution for modeling on-chip multi-conductor interconnects. The re-
sults from these expressions are N×N RLGC matrices for a N-conductor configuration. To
use these matrices in the circuit simulation, two factors have to be considered, namely, 1)
acquiring the equivalent parameters from N ×N matrices, and 2) including the thickness of
the conductors in the model. These factors are discussed in the following two subsections,
respectively.
4.2.1 Acquiring the equivalent parameters from N ×N matrices
In order to reduce the complexity of the time domain simulation and capture the global
effect of multi-conductor lines, the N ×N matrices are reduced to 1× 1 matrices. In other
words, the multi-conductor traces are modeled as a single transmission line.
The schematics of equivalent loop inductance and equivalent capacitance are illustrated
in Fig. 106 and Fig. 107. The detailed derivation of equivalent quantities from matrices is
referred to [112] and only the expressions for a three-conductor configuration are shown in
Eq. (4.13) and Eq. (4.14). It is important to note that the effect of return current in the
substrate has been included in the entries Lii due to heff , so that there is no term in Eq.
(4.13) for that entity.
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Figure 106: Equivalent loop inductance
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R211 + (L11 − L23)2$2
(4.13b)








It can be observed that if the three-conductor system is symmetric around the center
conductor such that L12 = L13, which holds true for regular power grids, the equivalent
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inductance can be simplified by removing the term containing (L12 − L13)2 given by
Leq = Lloop =
3
2
L11 − L12 + 12L23 − L13 (4.15)
4.2.2 Inclusion of conductor thickness
The above expressions are derived under the assumption that the current flows only on the
surface of the conductor which ignores the thickness of the conductor. In other words, the
inductance model does not include the internal inductance and the resistance model does
not include the DC resistance.
To find the solution of a generic power grid and improve the precision of the model, the
following procedures are used to include the thickness of the conductor.
a) DC resistance: The general expression for DC resistance is added as an augment to
the equivalent resistance, given by
RDC =
l
σ · t · w (4.16)
where t, w and t · w are the thickness, width and area of the cross section of the
conductor. l is the length of the conductor, which is set as unit length for calculating
the resistance per-unit-length.
b) Internal inductance: The internal inductance is part of the total inductance which is
caused by the magnetic flux in the conductor. Derived in [122], it is computed from








where d = 1√
πfµ0σ
is the skin depth. The internal inductance is added as an augment
to the equivalent inductance.
4.2.3 Parasitic extraction result
To validate the above modeling approaches, the frequency dependent RLGC matrices of a
multi-conductor structure in Fig. 108 was extracted and post-processed using Eq. (4.13)
and Eq. (4.14). Lines G1 and G2 were modeled as the conductors assuming return current
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for V 1, while lines G2 and G3 were modeled as the conductors assuming return current for
V 2, so were lines G3 and G4 and V 3. In Fig. 109, the equivalent RLGC parasitics calculated
for a set of transmission lines (G2, V2, G3) are compared with those from electromagnetic
solver MomentumTM. It can be observed that the results from the closed-form expressions of
the generic layout are in good agreement with those from the full wave solver. Therefore, the
analysis described provides the IC designer with choices in the design flow. For example,
to design power grid with spatially regular geometry, closed-form expressions for regular
periodic layout in Chapter III could be used to generate quick results. Otherwise, the
expressions for a generic layout can be applied to the irregular power grid structure to
generate equivalent transmission line parameters.
Figure 108: Power grid with the following parameters: w = 2µm, s = 2µm, T = 0.5µm,
hox = 2µm, hsi = 500µm, εsio2 = 4, and ρsi=0.01 Ω-cm
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(a) Inductance (b) Resistance
(c) Capacitance (d) Conductance
Figure 109: Frequency dependence of line parameters of on-chip line on silicon substrate,
(a) inductance, (b) resistance, (c) capacitance and (d) conductance
130
4.3 Effect of adjacent layers in parasitic extraction
The task of modeling the power grid consists of analyzing the interconnects on the same
layer and the coupling between different layers as well. The inductive coupling between
two neighboring layers is negligible, because orthogonal lines have no magnetic linkage
and thus have zero mutual inductance. The capacitive coupling between two neighboring
layers is characterized by evaluating the crossover capacitance formed by the buses with the
opposite potential, for which the closed-form expressions were developed in Section 4.1. For
a multilayered on-chip power grid, Mi is used to denote the ith metal layer. In this section,
the effect of alternate metal layers, on either side of the multi-conductor transmission lines
has been studied. First, the effect of M3 on the parasitics of the interconnects on M1 layer
is discussed, and then the parasitics of buses on M3 are extracted with the M1 and M5
layers present.
4.3.1 Effect of M3 on the parasitics of interconnects on M1
The model obtained in Chapter III takes into account the effect of coplanar neighboring
buses on M1 and silicon substrate. As an extension, the effect of M3 on the parasitics of
buses on M1 is analyzed in this section. The schematics of equivalent loop inductance and
equivalent capacitance for one Vdd bus surrounded by substrate and neighboring Gnd buses
on M1 and M3 layers are illustrated in Fig. 110.
Figure 110: Equivalent/loop inductance for M1 and M3
131
Figure 111: Power grid with the following parameters: w1 = 2µm, w2 = 8µm, s = 2µm,
T = 0.5µm, hox = 2µm, hsi = 500µm, εsio2 = 4, and ρsi=0.01 Ω-cm
Using the expressions derived for the generic layout of a power grid in Section 4.2, the
RLGC matrices can be calculated and further reduction can be carried out to obtain the
single transmission line RLGC parameters using Eq. (4.13) and Eq. (4.14). This process
has been conducted for a structure which contains buses on M1, M3 layers presented over a
silicon substrate, as shown in Fig. 111. The results obtained for a set of transmission lines
(G2, V2, G3, G5) are compared with the results of the structure without M3 in Fig. 112.
4.3.2 Parasitic extraction for M3 layer
The above subsection discussed the modeling procedure for buses on M1 layer by including
the effect of the substrate and neighboring buses on M1 and M3 layers. The modeling
procedure for buses on M2 layer assumes the same steps except that the buses on M1 and
M3 layers are replaced by the buses on M2 and M4 layers. For the buses on higher layers
above M2, a different modeling method is discussed in this subsection.
Silicon substrate has less effect on the parasitics of interconnects on M3 layer and above
due to the following two reasons. First, as discussed in subsection 3.2.5, the substrate loss
G is very small when the interconnects are far away from the silicon substrate, because
eddy current in the substrate is weak. Secondly, since the buses on lower layer are densely
routed, the lower layer shields higher layers from the eddy currents in the lossy substrate.
132
(a) Inductance (b) Resistance
(c) Capacitance (d) Conductance
Figure 112: Comparison of RLGC parameters for M1 with and without M3 Layer, (a)
inductance, (b) resistance, (c) capacitance and (d) conductance
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(a) Cross section of M1, M3, M5
(b) Approximation of M1 and M5 layers using solid plane
Figure 113: Modeling M3 in the presence of M1 and M5 layers (a) Power grid with
w1=s1=2µm, h1=h2=2µm, w2=8µm, s2=32µm, (b) Replacing M1 and M5 as solid plane
Due to this effect, a different model is used for buses on higher layers.
Consider M3 in the presence of the adjacent layers, Layers M1 and M5 function as
the carrier of the return current for M3, while the orthogonal layers, M2 and M4, cannot
support the return current. The pitch of M1 layer is very small and the power buses on M1
are densely distributed in the manufacturing process. At the same time, the width of buses
in the higher layer, M5, usually is much larger than that of buses in the lower layer, M3.
According to this analysis, a simplified model is proposed here for extracting the parameters




Figure 114: Three-layer structure (a) Cross section of M1, M3, M5 (b) M1 and M3 (c)
M3 and M5
For buses in M3 with a regular layout, the same principle described in Section. 3.2 can
be applied. Because of the symmetry of the system, the magnetic walls can be imposed at
the center of each strip. The configuration of one bus is shown in Fig. 114(a), which is
similar to Fig. 54 in Subsection 3.2, except for two differences: 1) In Fig. 54, the top is
an open boundary, which is replaced by a perfect electric conductor (PEC) in Fig. 114(a),
and 2) In Fig. 54, the dielectric has an inhomogeneous distribution of Si and SiO2, while
it is replaced by homogeneous SiO2 in Fig. 114(a). Furthermore, the original structure
can be decomposed into smaller divisions as shown in Fig. 114(b) and Fig. 114(c) using
the symmetry of the field distribution. The capacitance of each division can be analyzed
individually and the results can be combined together using the principle of superposition.
It is important to note that the geometries in Fig. 114(b) and Fig. 114(c) are same
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but with different orientation, which have the same configuration of Cdown as shown in Fig.
56. Therefore, the conformal mapping and its expressions derived for Cdown can be used to
calculate the line capacitance. In this section, only the conformal mapping is repeated here
for convenience in Fig. 115. If the system is symmetric, in which M3 is at the center between
M1 and M5, the capacitance can be calculated only once and duplicated accordingly.
Figure 115: Conformal mapping of CM1,M3
The validity of the solid-plane approximation has been quantified by comparing the
extracted parameters with the results from FEM [113] in Table 8. The width of strips in
M3 is 8 µm, and the pitch of M3 is 40 µm. M1 and M5 are located 4 µm away from M1.
The analytical solutions are found to be within acceptable range. Since M3 is embedded in
lossless dielectric SiO2, conductance G is negligible. With this approximation, the densely
routed M1 layer is modeled as a metal screen, which virtually shields M3 from the eddy
currents in the lossy substrate. In addition, the thickness of the conductor is not considered
during the conformal mapping. To complete the model, the internal inductance needs to
be included to take into account the sheet thickness and skin effect of the conductor, as
mentioned before in Subsection 4.2.2.
Table 8: Inductance and capacitance of M3 layer
Quantity Method Error
FEM Analytical
Inductance (nH/cm) 2.178 2.1769 0.051%
Capacitance (pF/cm) 2.018 2.0416 1.17%
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4.4 Irregular power grid
Besides the regular layout, the irregular power grid also has practical applications in the
design of ICs such as Field Programmable Gate Arrays (FPGAs). The irregularity of the
power grid contains the variation of the following items, namely, 1) width, 2) pitch, 3)
shape, and 4) alignment of the strips. The performance of the power grid are affected by
different kinds of irregularity, which can be isolated and characterized individually. This
section focuses on studying the effect of the aperiodic layout.
A simple case has been considered to study the effect of non-periodic buses. The buses
on M1 has a layout similar to that of the example used in Section 4.3. However, the
following modification was made: odd numbered power/ground buses were removed from
M1 as shown in Fig. 116. For calculating equivalent loop inductance, lines G0 and G1
were modeled as the conductors supporing return current for V 1, while lines G1 and G2
were modeled as the conductors assuming return current for V 2. The frequency dependent
RLGC matrices were extracted using Eq. (103) and post-processed by Eq. (4.13) and
Eq. (4.14). The transmission line parameters obtained are plotted along with those of the
regular layout in Fig. 117 [134].
Figure 116: Irregular layout with missing Vdd and Gnd strip on M1 layer
To observe the effect of non-periodic layout in the time domain, comparison has been
carried out between power grid with regular and irregular layout on M1 layer. A 4.48 mm
× 4.48 mm chip with a six-layer power supply, as shown in Fig. 118, is used to demonstrate
the effect of irregular layout on the switching noise. The thickness of power bus is 0.5um.
The widths of each layer are 2, 4, 8, 16, 32 and 64 µm while the pitches of each layer
are 20, 40, 80, 160, 320 and 640 µm. The frequency dependent RLGC models of all the
layers are listed in Table 9 and 10. Switching current at the center of the chip is modeled
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(a) Inductance (b) Resistance
(c) Capacitance (d) Conductance
Figure 117: Parameters of regular and irregular M1 layer, (a) inductance, (b) resistance,
(c) capacitance and (d) conductance
as a triangular pulse with 1ps rise time, 2ps fall time and peak magnitude of 3mA. The
supply voltage is 1V. The waveform on a node 1 mm away from the switching source at the
M1 layer is observed. The waveform of irregular layout is compared with the waveform of
regular layout in Fig. 119. Because of the missing power/ground buses on M1 layer which
induces larger loop inductance, the switching noise has a larger peak-to-peak value. Hence,
more noise control and power management need to be taken for irregular power grid of
non-periodic layout.
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Figure 118: Side view of a six-layer power grid
Table 9: Impedance parameters of a six-layer power grid
Rdc(Ω/m) Lext(H/m) R1(Ω/m) L1(H/m)
M1(Regular) 2.5741 ×104 6.9715 ×10−7 1.10 ×102 1.3000 ×10−5
M1(Irregular) 5.1928 ×104 1.0175 ×10−6 2.219038 ×102 1.8973 ×10−5
M2 1.3059 ×104 6.2247 ×10−7 3.41 ×102 1.5890 ×10−5
M3 7.2609 ×103 4.3902 ×10−7 2.5291 ×102 1.2810 ×10−5
M4 3.3233 ×103 3.0020 ×10−7 4.3570 ×101 2.4271 ×10−5
M5 1.6564 ×103 2.7514 ×10−7 3.12600 ×101 2.3579 ×10−5
M6 1.3174 1.8301 ×10−7 5.387 ×10−1 5.8249 ×10−5
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Table 10: Admittance parameters of a six-layer power grid
Cext(F/m) Gdc(s/m) C1(F/m) G1(s/m)
M1(Regular) 2.47 ×10−10 5.20 ×10−1 8.6351 ×10−11 1.00 ×10−1
M1(Irregular) 2.0077 ×10−10 5.20 ×10−1 7.0188 ×10−11 1.01 ×10−1
M2 1.9916474 ×10−10 8.033 ×10−1 7.2434 ×10−11 2.56 ×10−1
M3 2.1763371 ×10−10 1.1497279 ×10−4 3.4328 ×10−11 3.3589 ×10−5
M4 4.2339151 ×10−10 1.040208 ×10−4 7.0695 ×10−11 4.2313 ×10−6
M5 4.0638975 ×10−10 1.0604936 ×10−4 6.6893 ×10−11 2.8125 ×10−6
M6 8.0890936 ×10−10 3.3568409 ×10−4 4.7895 ×10−11 1.3675 ×10−6
Figure 119: Time domain waveform of regular and irregular power grid
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4.5 Model generation and automation
In order to reduce the time for building the equivalent circuit for entire on-chip power grid,
which is time consuming for organizing millions of nodes and elements manually, a software
program was developed in C++ language to generate the power grid model automatically.
The program takes the following data as input: 1) size of the chip, 2) number of power
grid layers, 3) permittivity of the SiO2, 4) pitch, width, thickness, sheet resistance and
conductivity of each power layer. The output of the program contains two types of text
files which are either compatible with SPICE syntax or readable by parameter extraction
tools.
Figure 120: Model generation automation for on-chip power grid analysis
Some terms are defined here to ease further discussions:
1. “via beneath” and “via above”: via used to connect current layer to the layer beneath
and above it, respectively,
2. “pitch beneath” and “pitch above”: distance between two via beneaths and two via aboves,
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which is the pitch of the layer beneath and above the current layer,
3. “pitch current”: pitch of current layer,
4. “chip size”: the length of the chip edge, assuming the chip has a square shape.
Each Vdd/Gnd metal bus can be split into several sections, each of which has the length
of “pitch above”. One section can be divided into several segments, each of which has the
length of “pitch beneath”. The side view and top view of a piece of power grid are shown
in Fig. 121 and Fig. 122 to illustrate these terminologies, while graphical representation of
the sections and segments is shown in Fig. 123.
Figure 121: On-chip power bus connections
The feature of on-chip power grid leads to the following procedure for constructing
circuit models as follows:
1. At each layer, the number of Vdd/Gnd buses is determined by chip size/pitch current.
2. The number of sections along each bus is determined by chip size/pitch above.
3. The number of segments within every section is determined by pitch above/pitch beneath.
4. Via beneath and via above are distributed along Vdd/Gnd buses with the period of
pitch beneath and pitch above, respectively.
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Figure 122: Two layers of power grid (a) current layer and layer above, (b) current layer
and layer beneath
5. The top layer uses pitch current as “pitch above and the bottom layer uses the
pitch current as “pitch below.
The program developed significantly reduces the time for building large size equivalent
circuits from the layout, based on which simulations can be quickly carried out for power
grid with different geometries and dielectrics.
4.6 Summary
This chapter discusses the modeling and simulation of generic on-chip power distribution
networks. Firstly, the capacitive coupling between adjacent layers of on-chip power grid is
captured by incorporating the crossover capacitance into circuit based FDTD algorithm.
The crossover capacitance is evaluated using analytical model derived using conformal map-
ping technique. Secondly, the analytical model is used to extract parameters of on-chip
multi-conductor transmission lines, which guarantees the stability and is applicable to gen-
eral distribution of multi-conductor transmission lines. The obtained data from the an-
alytical model are N × N matrices, which are reduced to RLGC parameters of a single
transmission line. The effect of the thickness of the conductor is included as an augment to
the RLGC parameters. Afterwards, the effect of alternate layers on the model of on-chip
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Figure 123: Section and segment of on-chip power bus
buses is investigated and the noise performance of irregular power grid was studied. Finally,
computer aided model generation was discussed, which constructs the power grid model for
an entire chip from the layout automatically.
The research done in this chapter explores different aspects of the on-chip power grid
modeling and simulation. A solution has been provided to construct models for a generic on-
chip power grid, which takes into account the mutual coupling, thickness of the conductor
and basic irregularity of the power grid. The solution contains the closed form expressions
whose accuracy has been verified. An algorithm was developed to construct the model for
an entire chip automatically. Thus, the proposed approach can be readily incorporated into




PRELIMINARY MODELING OF POWER GRIDS IN
THREE DIMENSIONAL INTEGRATED CIRCUITS
In 2-D integrated circuits as described in the previous chapters, chip size is continually
increasing despite reductions in feature size made possible by advances in IC technology due
to Moore’s law. At the same time, three-dimensional (3-D) integration provides a promising
solution that can reduce the chip size while significantly enhancing the performance of
the integrated circuit [105]. It can reduce the interconnect delay, ease noise isolation in
mixed-signal environment, reduce the complexity of heterogeneous integration of different
technologies, shrink chip size and increase packaging density [105] [106]. All of these are
possible since different functional blocks can be placed on separate semiconductor layers,
which are stacked on top of each other, as shown in Fig. 124. The 3D integration offers
an extra degree of freedom to the chip designer and exploits the vertical dimension for
alleviating the interconnect related problems, which increases the functionality and reduces
size.
A comprehensive treatment of 3-D ICs has been presented in [105] and it has been
shown that by simply dividing a planar chip into separate blocks, each occupying a sepa-
rate physical level interconnected by short and vertical inter-layer interconnects, significant
improvement in performance and reduction in chip area can be achieved. In [105], the
power problems of 3-D ICs have been discussed from the angle of thermo-mechanical analy-
sis, using heat sink technology for heat dissipation. However, rigorous research has not been
done in characterizing the electrical performance of the power grid in 3-D ICs. To predict
the potential power integrity problem in 3-D ICs, this chapter discusses a methodology for
modeling and simulating the power grid in 3-D ICs.
The content of this chapter is organized as follows. At first, the complex image technique
is extended from microstrip-type interconnects to stripline-type interconnects. Macromodel
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Figure 124: Side view of 3D integration
images are used to capture the loss mechanism of the multiple conductive substrates. Sec-
ondly, the macromodel images are applied on a single strip-line as well as coupled strip-line
interconnects. Afterwards, the model of power grid of 3-D IC is constructed based on the
circuit representation of coupled strip-line interconnects, which has been simulated using
circuit based FDTD algorithm.
5.1 Complex image for dual conductive substrate
Along with multiple advantages such as high packaging density, 3-D architectures also
provides new challenges to the traditional computer-aided-design tools. A major problem
is the interconnect characterization for power integrity analysis. This section focuses on
modeling power distribution network in 3-D integrated circuits, which has the cross section
shown in Fig. 125. In Fig. 125, the power grid for a single IC layer contains four layers of
orthogonal buses, which is embedded in SiO2 and sandwiched between two silicon substrates.
The simplest unit of the 3-D power grid in 3-D ICs is an interconnect embedded in SiO2 and
sandwiched between two silicon substrates, as shown in Fig. 126. The difference between the
interconnects in 2-D and 3-D ICs is that there are two or multiple conductive substrates on
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Figure 125: Cross section of power grid in 3-D ICs for a single IC layer
either side of the interconnect for 3-D ICs. Complex image technique has been successfully
applied for modeling the interconnects in 2-D ICs in Chapter III and IV, which has been
extended to the interconnects in 3-D ICs in the following sections.
Figure 126: Cross section of single interconnect in 3-D IC
5.1.1 Complex image technique for modeling 2-D interconnects
The derivation of the complex image technique for a microstrip-type on-chip interconnect,
as shown in Fig. 127, is briefly reviewed in this section and has been extended to 3-D
interconnects in subsection 5.1.2. This review is not a simple duplication of subsection
1.3.1.3 in the first chapter, but provides a deeper insight into the nature of complex image
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Figure 127: Complex image for an on-chip microstrip line
in the conductive substrate.
For the on-chip microstrip, the Green’s function satisfies the partial differential equations
of magnetic vector potential (1.23), which is given by:





Kernel = e−m|y−h| + a · emde−m(y+h+d)
(5.1)
where a = −(q−m)/(q+m), q =
√
m2 + γ2 and γ =
√
j$µ0σ. In Eq. (5.1), a is calculated
as a reflection coefficient, which determines the magnitude of the image current. It can
be observed from the kernel of Green’s function that the second term represents an image
current located at complex distance h + d below the dielectric interface. The first order
approximation of the magnitude of image current, a · emd, is given by:
a · emd = −1− (d− 2
γ
)m + O(m2) (5.2)
where O(m2) is the error in the approximation. This error is proportional to m2 and can
be ignored, which can be written as






The approximation of the magnitude of image current, a · emd becomes -1 under the
condition d = 2/γ, which means that an image current with the same volume as the source
current flows in a direction opposite to the source current. Thus, the system is neutral due
to the cancellation of the forward and return current.
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Figure 128: Complex image for a microstrip over a semi-infinite lossy substrate
The image current is placed at a complex depth below the microstrip line. As an
alternative to the complex image current representation, the effect of the lossy substrate
can be modeled as a virtual ground plane centered between the source and image current,
as shown in Fig. 128, which is at a complex distance heff from the current source. The
complex depth heff of a microstrip over a semi-infinite lossy substrate is given by
heff = hox + (1− j)δ/2 (5.4)
where δ = 1/
√
πfµ0σ is the skin depth of the bulk silicon of the lossy substrate [71].
The neutrality principle will be used to develop complex image current for 3-D ICs and
expressions similar to (5.2) and (5.3) will be derived in the following subsections.
5.1.2 Complex image technique for modeling interconnects in 3-D ICs
The same concept of virtual ground plane and complex distance can be applied on inter-
connects in 3-D integrated circuits. Since return current will be distributed in the lower as
well as upper substrates, two virtual ground planes are needed to model this cross section.
Fig. 129 shows a single strip with two virtual ground planes in a multilayered structure
composed of SiO2 and two silicon substrates. Since ground planes are present beneath and
above the signal line, stripline model has been developed for modeling interconnects in 3-D
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Figure 129: Embedded interconnect with two virtual ground planes
ICs.
Though the difference between microstrip-type and stripline-type transmission lines is
the absence or presence of a ground plane, the number of image currents varies substantially
(from one to infinity), due to multi-reflections. As shown in Fig. 130(a), the entire image
current consist of two groups, elements of which are denoted by 1? and 2?, where ? is a
used to identify the sequence of image current. The first element of group No.1, 1a, is the
image of the current source referred to ground plane Gnd1. The second element 1b, is the
image of 1a referred to ground plane Gnd2. The rest of the elements are the images of
previous elements referred to the appropriate ground planes. The formation of elements in
group No.2 is similar except that the first element is the image of current source referred to
ground plane Gnd2. Eventually, the distribution of the image current is the superposition










Figure 130: Image currents of strip line (a) Infinite images of group No. 1 and No. 2, (b)
Total infinite images for strip line
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Figure 131: Coordinate of embedded interconnect
The mathematical model of infinite image currents is an infinite series, which is not
convenient for engineering applications. One way to solve this problem is to truncate the
infinite series to finite terms, which requires the estimation of truncation error to determine
the number of terms to retain in the infinite series. In the following sections, a simpli-
fied model is proposed which replaces the infinite images by two macromodel images. No
truncation is made to the infinite series in forming the macromodel images, so that the
macromodel represents the entire series and captures the effect of multi-reflection between
two ground planes. The macromodel image current is derived in the next paragraph for
infinite substrate and finite substrate with ground planes.
5.1.2.1 Complex image for infinite substrate
The solution of Green’s function for infinite substrate is derived as follows. The back and
forth reflection of the image current is characterized by the increasing order of the reflection
coefficient an = [−(q−m)/(q+m)]n, and increasing distance between image and its original
source |y±(nT ±h)|, where n is the integer number, T and h denotes the distance, as shown
in Fig. 131. In Fig. 131, T = 2h holds true for symmetric system, while T 6= 2h is valid for
asymmetric system. The total effect of the infinite images can be expressed as a summation,
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which can be written as:
Kernelinf
= e−m|y−h|
+{ae−m(y+h) + a2e−m(−y+2T+h) + a3e−m(y+2T+h) + a4e−m(−y+4T+h) · · · }
+{ae−m(−y+2T−h) + a2e−m(y+2T−h) + a3e−m(−y+4T−h) + a4e−m(y+4T−h) + · · · }
(5.5)
In Eq. 5.5, the first term e−m|y−h| represents the contribution from the source located
at y = h. The terms in the first curly parenthesis represent the image currents of group
No. 1. The magnitude of each term is denoted as aN , where N is increased by 1 after each
reflection. The location of each image current is calculated as (y+(N−1)×T +h) for N as
an odd number, and (−y + N × T + h) for N as an even number. The terms in the second
curly parenthesis represent the image currents of group No. 2. The location of each image
current is calculated as (−y+(N +1)×T −h) for N as an odd number, and (y+N×T −h)
for N as an even number.
The infinite geometric series has been used to calculate the summation of image currents,




b · qn−1 = b
1− q , (|q| < 1) (5.6)
where b is the first term of infinite geometric series and q is the ratio between two successive
elements in the series. After substituting Eq. (5.6) into Eq. (5.5), a simplified three-
term summation is obtained in Eq. (5.7). During the substitution, the condition of |q| =
|a2e−m(2T )| < 1 is satisfied which guarantees convergence. The physical explantation of
|q| < 1 is that the magnitude of image current shrinks after each reflection. Due to Eq.











= e−m|y−h| + fdown(m, γ, ddown)e−m(y+ddown) + fup(m, γ, dup)e−m(−y+T+dup)
(5.7)
Compared with Eq. (5.1), it can be observed that the kernel of Green’s function in
Eq. (5.7) contains three currents: source current at y = h and two macromodel images
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at y = −ddown and y = T + dup, respectively. These two image currents have different
magnitudes which are denoted by fdown(m, γ, ddown) and fup(m, γ, dup) in Eq. (5.7). To
determine the value of dup/down and fup/down, neutral condition can be applied on Eq. (5.7).
To accomplish this, the first order approximation of fdown(m, γ, ddown) and fup(m, γ, dup)
has been used. These quantities, under the condition that ddown and dup assume the value
of 1/γ, is given in Eq. (5.8) as:










where O(m2) is the error in the approximation, which is proportional to m2 and can be
ignored.
The summation of the volume of two image currents can be written as:
−γT − γh + 1
γT + 2
− γh + 1
γT + 2
= −1 (5.9)
where the first term −γT−γh+1γT+2 denotes the magnitude of the image current in the lower
substrate, and the second term − γh+1γT+2 denotes the magnitude of the image current in the
upper substrate. The summation of the volume is -1, which means that the entire image
current has the same magnitude as the source current and flows in a direction opposite to
the source current. Thus, the system is neutral due to the cancellation of the forward and
return currents.
In short, the complex image for two (top and bottom) infinite substrates has been
summarized in Eq. (5.10) and shown pictorially in Fig. 132.





Kernelinf ≈ e−m|y−h| − γT−hγ+1γT+2 e−m(y+1/γ) − hγ+1γT+2e−m(−y+T+1/γ)
(5.10)
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Figure 132: Embedded interconnect with two macromodel images
5.1.2.2 Complex image for ground-backed substrate
For the interconnect sandwiched between two ground-backed substrates (GBS) as shown in
Fig. 133, the magnitude and location of complex image can be derived in a way similar to the
previous subsection. However, based on transmission line theory, the summation of infinite
geometric series can be avoided. It is observed that the symbol q in reflection coefficient of
infinite substrate a = −(q −m)/(q + m) represents the input impedance of an infinite long
transmission line. For the same reason, the ground-backed substrate corresponds to a finite
transmission line with a short circuit at the far end, for which the input impedance can be
found as p = q · coth(q · hSi) [98], where hSi is the thickness of the silicon substrate. Thus,
the kernel of Green’s function of ground-backed substrate assumes the same form as Eq.
(5.7) except that the reflection coefficient needs to be changed to a = −(p −m)/(p + m),
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Figure 133: Grounded substrate with two macromodel images





= e−m|y−h| + fdown(m, γ, d′down)e
−m(y+d′down) + fup(m, γ, d′up)e
−m(−y+T+d′up)
(5.11)
where fdown(m, γ, d′down) and fup(m, γ, d
′
up) denotes the magnitude of two image currents.
Their first order approximation is given in Eq. (5.12a) and (5.13a), under the condition
that d′down and d
′
up assume the values in Eq. (5.12b) and (5.13b), respectively.
fdown(m, γ, d′down) = −
1 + γ(T − h) coth(hsi · γ)
2 + γT coth(hSi · γ) + O(m
2) (5.12a)
d′down =
γ(2h− 3T ) + γ2(h− T )T coth(hsi · γ)− 2 tanh(hsi · γ)
−2γ + γ2(2h− 3T ) coth(hsi · γ) + γ3(h− T )T coth(hsi · γ)2 (5.12b)
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fup(m, γ, d′up) = −
1 + γh coth(hsi · γ)
2 + γT coth(hsi · γ) + O(m
2) (5.13a)
d′up =
γ(2b + T ) + hγ2T coth(hsi · γ) + 2 tanh(hsi · γ)
2γ + γ2(2h + T ) coth(hsi · γ) + hγ3T coth(hsi · γ)2 (5.13b)
There are several physical explanations for the properties of Eq. 5.12 and 5.13. These
are as follows:
1) The system stays neutral, since the total volume of the return current cancels the source
current, given by:
−1 + γ(T − h) coth(hsi · γ)
2 + γT coth(hsi · γ) −
1 + γh coth(hsi · γ)
2 + γT coth(hsi · γ) = −1 (5.14)
2) The macromodel image current is symmetric for symmetric stripline trace, and hence
d′down |T=2h = d′up |T=2h (5.15)
3) The system is consistent with the previous macromodel, such that d′down and d
′
up are
the same as those for infinite substrate, under the limit that the thickness of silicon








= ddown = dup (5.16)
The physical explanation of the above equation is that the short-circuit termination
at the far end of an infinite transmission line does not affect the characteristic of the
infinite transmission line.
5.2 Extraction of transmission line parameters for inter-
connects in 3-D ICs
Due to the analogy between the cross section of transmission line in 3-D ICs and that of
stripline waveguides, expressions for striplines derived earlier has been adopted for modeling
the 3-D transmission lines. Different layouts of interconnects in 3-D ICs and corresponding
stripline models will be discussed in the following subsections, which include symmetric,
asymmetric and coupled 3-D interconnects.
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5.2.1 Transmission line parameter extraction for symmetric interconnects in
3-D ICs
A symmetric 3-D interconnect, in which the conductor is located in the middle of the
SiO2 (T = 2h), has been modeled as a symmetric stripline. The series inductance and
resistance parameters can be determined from the closed-form expressions for symmetric
stripline by applying the macromodel complex image derived in Eq. 5.12 and 5.13 for
grounded substrate. The closed-form expression of inductance for a lossless stripline is

















)2 + 6.27]} (5.17)
After applying the macromodel image and replacing the ‘h’ with ‘heff ’ in Eq. (5.17), the
series inductance and resistance parameters can be determined from the real and imaginary
part of the Lstripline(heff , w) as:
L($) = Re[Lstripline(heff , w)] (5.18a)
R($) = −$Im[Lstripline(heff , w)] (5.18b)
where heff is the complex distance between the source and virtual ground, which is located
in the center of the source and macromodel image.
To verify the accuracy of the combination of Wheeler’s expression and macromodel
image, the structure shown in Fig. 133 with the following parameters has been modeled:
w = 4µm, h = 2µm, T = 4µm, hsi = 500µm. Per unit length (pul) inductance (L)
and resistance (R) are calculated for the cases where the substrates have two different
conductivity, namely, σ = 10, 000 S/m and σ = 10 S/m. Firstly, R and L are extracted
assuming that the conductor has zero thickness. After that, the effect of thickness of the
conductor is taken into account as described in section 4.2.2.
The extracted ‘R’ and ‘L’ parameters for zero thickness conductor have been compared




Figure 134: Series impedance of zero thickness 3-D interconnect (a) Inductance,
(b)Resistance
Fig. 134 demonstrates significant frequency dependence in ‘R’ and ‘L’ parameters for
substrate with high conductivity, or in other words, the R and L are more sensitive to the
change of frequency for substrate with high conductivity. The physical interpretation is that
the depth of eddy current in the substrate with high conductivity shows stronger frequency
dependence than that in the substrate with low conductivity. The absolute value of ‘heff ’
is plotted for the above cases in Fig. 135, showing the variation of ‘heff ’ with frequency.
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Figure 135: Comparison of |heff |
To account for conductor thickness, Eq. (4.16) and (4.17) in Section 4.2.2 are applied
on the same stripline with a conductor whose thickness is 0.5µm. The updated ‘R’ and ‘L’
values are plotted in Fig. 136.
The shunt capacitance and conductance of 3-D interconnect can be obtained by fol-
lowing the asymptotic solution approach described in Section 4.2. A circuit model for the
shunt admittance of a symmetric 3-D interconnect is shown in Fig. 137(a). At sufficiently
low frequency, the displacement current in the substrate is negligible compared with the
conduction current and thus the lossy substrate behaves as a ground plane. At higher fre-
quencies, the conduction current and displacement current coexist in the lossy substrate,
which can be represented by the circuit model with parallel connected capacitance (Csi)
and conductance (Gsi) parameters. Due to the symmetry of the stripline, its model can be




Figure 136: Series impedance of finite thickness (0.5µm) interconnect in 3-D ICs (a)
Inductance, (b)Resistance
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Ceqox is that of a stripline with SiO2 as dielectric substrate medium, which can be obtained






Figure 137: Shunt admittance (a) Circuit model of stripline, (b) Equivalent microstrip
model
Using the above circuit model, the C and G pul parameters have been extracted for 3-D
interconnect embedded in the substrate with conductivity of σ = 10, 000 S/m and σ = 10
S/m and correlated with the results from MomentumTM, as shown in Fig. 138.
Fig. 138 demonstrates that C and G parameters for substrate with high conductivity
are less sensitive to the change of frequency than the C and G parameters for substrate
with low conductivity, which is opposite to the characteristics of L and R parameters. This
can be interpreted by using the circuit model in Fig. 137(b). In the substrate with high
conductivity, the conduction current dominates the displacement current so that Geqsi À
j$Ceqsi and G
eq









Figure 138: Shunt admittance of 3-D interconnect (a) Capacitance, (b) Conductance
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where // symbolizes an operation defined as a//b = (a × b)/(a + b). Hence, the G pul







ox] ≈ Re(j$Ceqox) = 0 (5.21)








ox]/$ ≈ $Ceqox/$ = Ceqox (5.22)
From Eq. (5.22), it can be seen that Cpul is almost completely determined by the oxide
capacitances and thus remains constant over the entire frequency range of interest. From
Eq. (5.21), it can be seen that the Gpul parameter is negligibly small for 3-D interconnects
embedded in substrates with high conductivity. For 3-D interconnects embedded in the
substrate with low conductivity, C and G pul parameters show significant frequency depen-
dence, because displacement current is comparable to conduction current in the substrate
and both are included in the calculation of total admittance.
5.2.2 Parameter extraction for asymmetric transmission lines in 3-D ICs
The same methodology can be applied on asymmetric 3-D interconnects, as described in
this section. Thus the expression for H (5.23a) from [123] and expression for Cox (5.23b)













ln(1.9(2H+t)0.8w+t )(1− H4H1 )
(5.23b)
In Eq. (5.23a), H, H1 are the parameters defined in Fig. 139 and c is the velocity of light
in vacuum.
To verify the accuracy of the above approach for modeling the asymmetric 3-D in-
terconnects, a strip line shown in Fig. 140 with the following parameters are modeled:
w = 4µm, h1 = 20µm, h2 = 10µm, hsi = 500µm. The RLCG transmission line parameters
are calculated for the cases where the substrates have two different conductivities, namely,
σsi = 10, 000S/m and σsi = 10S/m, as shown in Fig. 141.
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Figure 139: Cross section of asymmetric stripline
Figure 140: Cross section of asymmetric 3-D interconnect
In Fig. 141, the results obtained using analytical expressions are seen to be in good
agreement with the results from MomentumTM. Fig. 141(a) and 141(b) demonstrate the
significant frequency dependence in L and R parameters for substrate with high conduc-
tivity, which can be attributed to the frequency dependent depth of eddy current in the
substrate with high conductivity, as discussed in Section 5.2.1.
The shunt admittance parameters, C and G, remain constant over the frequency range
for substrate with high conductivity, as shown in Fig. 141(c) and 141(d). This can be
explained using Eq. (5.21) and (5.22), which stem from the analysis that conduction current




Figure 141: Parameters of an asymmetric 3-D interconnect (a) Inductance, (b) Resistance,
(c) Capacitance, (d) Conductance
5.2.3 Parameter extraction for coupled transmission lines in 3-D ICs
It is important to extend the methodology described in previous sections to coupled 3-D
interconnects, as shown in Fig. 142, because the power grid in 3-D ICs contains multi-
conductor transmission lines, which can be arranged on the same or adjacent layer(s).
However, the analytical expressions for general coupled striplines are not readily available.
To overcome this problem, the following approach is proposed. The loss mechanism in the
bottom silicon substrate is modeled as a virtual ground plane while eddy currents in the
top silicon substrate are represented by complex images. The schematic of this modeling
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approach is illustrated in Fig. 143 with the coupled strips and their images numbered.
Figure 142: Cross section of coupled 3-D interconnects
Figure 143: Modeling of coupled 3-D interconnects
It is apparent that after the above procedure is applied, the two coupled-stripline system
is now transformed as a four coupled-microstrip system. For the coupled microstrip config-
uration, the general solution has been fully explored in section 4.2. Therefore, the modeling
of N 3-D interconnects/coupled striplines can be transformed as 2N coupled microstrips
whose solution is readily available. The solution is in the form of 2N × 2N matrices. In
order to obtain the N ×N matrices for N transmission lines, one more step has been used
to map the 2N × 2N matrices to N × N matrices, which was originally presented in [71].
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Using two coupled striplines in Fig. 143 as an example, a 4× 4 inductance matrix can be
obtained after applying the above transformation step, which contains the partial induc-





L11 − L13 L12 − L14
L12 − L23 L22 − L24

 (5.24)
A simple explanation for forming the elements of the above inductance matrix is provided
below:
V1 = sL11I1 + sL12I2 + sL13I3 + sL14I4
V2 = sL12I1 + sL22I2 + sL23I3 + sL24I4
(5.25)
The voltage Vi across the unit length of coupled transmission lines is expressed in Eq.





the voltage Vi has the form in Eq. (5.27), which provides the elements of the inductance
matrix in Eq. (5.24).
V1 = s(L11 − L13)I1 + s(L12 − L14)I2
V2 = s(L12 − L23)I1 + s(L22 − L24)I2
(5.27)
Figure 144: Test case for coupled 3-D interconnects
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To verify the accuracy of the above approach for modeling coupled 3-D interconnects,
a structure shown in Fig. 144 with the following parameters are modeled: w = 4µm,
h = 2µm, s = 2µm, T = 4µm, hsi = 500µm and σsi = 10s/m. The RLCG parameters
were calculated and are shown in Fig. 145. The C and G parameters are calculated by
following the procedures in Section 4.2, where the mutual capacitance is calculated using
a 2-D static capacitance solver [125], since the analytical solution for mutual capacitance
between general planar conductors is not readily available.
(a) (b)
(c) (d)
Figure 145: Parameters of two coupled 3-D interconnects (a) Inductance, (b) Resistance,
(c) Capacitance, (d) Conductance
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The closed-form expressions for RLGC parameters are in good agreement with the elec-
tromagnetic solutions, as can be seen from the comparison with MomentumTM. In Fig.
145, the self and mutual inductance and resistance do not show strong frequency depen-
dence, because the depth of image current in the substrate remains constant, as discussed
in Section 5.2.1. While there is significant frequency dependence in self capacitance and
conductance, mutual capacitance and conductance, C12 and G12, remain constant over the
frequency range, because the electric field contributing to these two elements is mainly
distributed in SiO2, which is not affected by the silicon substrates.
5.2.4 Effect of M3 metal layer on M1 metal layer parasitics in 3-D ICs
The effect of adjacent layers in parasitic extraction of power grid in 3-D ICs is discussed
in this section. The calculation of crossover capacitance between M1 and M2 has been
discussed in Section 4.3 using closed-form expressions. This section focuses on studying the
effect of M3 on the parasitics of interconnects on M1 layer.
Figure 146: 3-D power grid with the following parameters: w1 = 4µm, w2 = 16µm,
s = 2µm, T = 0.5µm, hox = 7µm, hsi = 500µm, εsio2 = 4, and ρsi=0.01 Ω-cm
Using the method described in Section 5.2.3, the RLGC matrices have been calculated
and reduction has been carried out to obtain the single transmission line RLGC parameters
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for a set of transmission lines (G1, V1, G2, G4), as shown in Fig. 146. The results obtained
are compared with those of the structure without the M3 metal layer in Fig. 147.
(a) (b)
(c) (d)
Figure 147: Parasitics of interconnects on M1 metal layer in the presence of M3 metal
layer (a) Inductance, (b) Resistance, (c) Capacitance, (d) Conductance
5.3 Simulation of power grid of 3-D IC
To understand the effect of 3-D integration on switching noise and power integrity, the
proposed modeling methodology has been applied to an on-chip power grid. A 4 mm × 4
mm chip with a three-layer power distribution, as shown in Fig. 148, was modeled. The
pitch of M1, M2 and M3 layer are 20µm, 40µm, and 80µm, respectively. The thickness
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Figure 148: A three layer 3-D power grid
of power bus was 0.5um and width of M1, M2 and M3 layer was 2µm, 4µm and 8µm,
respectively. The power grid is embedded in SiO2 and sandwiched between two silicon
substrates, Siliconfirst and Siliconsecond. The thickness of the SiO2 is 10µm. The thickness
of Siliconfirst and Siliconsecond is 500 µm and 10 µm, respectively. The RLGC parameters
of each metal layer have been extracted using the methods described before. The equivalent
loop inductance and equivalent capacitance for multi-conductor traces have been calculated
using Eq. (5.24), (4.13) and (4.14). The conductor thickness has been included in the
transmission line parameters using Eq. (4.16) and (4.17). The effect of M3 metal layer
has been included in the parameter extraction of M1 metal layer and vice versa using the
method described in Section 4.3.1 and 4.3.2. The extracted impedance parameters for
M1, M2 and M3 metal layers are listed in Table 11, in which Rdc and Lext denote the
DC resistance and low-frequency loop inductance, and R1 L1 denote the first order Debye
approximation of serial impedance. The extracted admittance parameters and crossover
capacitance are listed in Table 12, where Gdc and Cext denote the DC conductance and
low-frequency capacitance, and C1 G1 denote the first order Debye approximation of serial
admittance. Switching current was modeled as a triangular pulse with 1ps rise time and
2ps fall time. The supply voltage was 1 V and the power density at the center of the chip
172
was 300 mw/mm2. The conductivity of the substrate was ρ=10 Ω-cm. The construction of
the model for entire chip power grid follows the procedures discussed in Chapter IV, which
generates the equivalent circuit automatically for FDTD simulation. The schematic of the
equivalent circuit is shown in Fig. 149.
Figure 149: Equivalent circuit of a three-layer power grid
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Table 11: Impedance parameters of a three-layer 3-D power grid
Rdc(Ω/m) Lext(H/m) R1(Ω/m) L1(H/m)
M1 2.5610 ×104 6.6238 ×10−7 1.0587 ×102 1.2849 ×10−5
M2 1.2980 ×104 5.8990 ×10−7 3.2747 ×102 1.1790 ×10−5
M3 3.0867 ×101 4.3336 ×10−7 1.6920 ×101 1.7890 ×10−5
Table 12: Admittance parameters of a three-layer 3-D power grid
Cext(F/m) Gdc(s/m) C1(F/m) G1(s/m) C
To next layer
crossover (F )
M1 2.5098 ×10−10 6.254 ×101 8.7163 ×10−11 1.383 ×10−1 0.75419 ×10−15
M2 2.6689 ×10−10 8.289 ×101 7.423 ×10−11 2.61 ×10−1 2.6418 ×10−15
M3 2.5789 ×10−10 9.346 ×101 3.8692 ×10−11 3.65 ×10−1 N/A
The waveform on a node 1 mm away from the switching source at the bottom layer has
been observed. The simulation result has been compared between 2-D and 3-D power grid
with the same geometry in Fig. 150, yet the upper silicon substrate, Siliconsecond, is absent
in 2-D power grid. The frequency dependent RLGC models of 3-D power grid for all the
layer are listed in Table 11 and 12. The discrepancy of the noise shown in Fig. 150 indicates
the noise performance of 3-D integration. Since the top substrate of 3-D ICs introduces one
more virtual ground over the interconnect than 2-D configuration, it has relatively larger
capacitance, which delays the switching noise. At the same time, the smaller peak-to-peak
noise magnitude of 3-D integration is attributed to two factors: 1) 3-D integration provides
less loop/equivalent inductance and, 2) the eddy current in the top lossy substrate causes
larger attenuation.
The above analysis has been extended to a 3-D power grid with 6 metal layers and three
silicon substrates, as shown in Fig. 151. In Fig. 151, M1, M2 and M3 layers have the same
size as Fig. 148. The pitch of M4, M5, M6 layers are 160, 320, 640 µm and the width of
them are 16, 32 and 64 µm, respectively. The frequency dependent RLCG models of M4,
M5, M6 layer are listed in Table 13 and Table 14. The schematic of the equivalent circuit




Figure 150: Time domain waveform of 3D Integration (a) Comparison from 0 to 125ps
(b) Comparison from 125ps to 200ps
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Figure 151: 3-D six layer power grid
Table 13: Impedance parameters of M4, M5, and M6 metal layer
Rdc(Ω/m) Lext(H/m) R1(Ω/m) L1(H/m)
M4 3.3463 ×103 3.8161 ×10−7 0.43123 ×102 2.4890 ×10−5
M5 1.8151 ×103 4.0849 ×10−7 0.37641 ×102 2.7541 ×10−5
M6 0.8345 ×103 2.2484 ×10−7 0.0655 ×101 5.5462 ×10−5
Table 14: Admittance parameters of M4, M5, and M6 metal layer
Cext(F/m) Gdc(s/m) C1(F/m) G1(s/m) C
To next layer
crossover (F )
M4 4.2323 ×10−10 0.2104 ×101 8.9875 ×10−11 4.8732×10−6 42.27 ×10−15
M5 4.0765 ×10−10 0.2524 ×101 6.7275 ×10−11 2.1346×10−6 169.08 ×10−15
M6 8.0563 ×10−10 0.23356 ×101 4.7649 ×10−11 1.4567 ×10−6 N/A
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Figure 152: Equivalent circuit of a six-layer power grid
Figure 153: Noise waveform comparison between three and six layer power grid in 3-D IC
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The waveform on a node 1 mm away from the switching source at the bottom layer has
been observed. The simulation result has been compared between three-layer and six-layer
power grid in 3-D ICs, as shown in Fig. 153. The shift of DC voltage of the six-layer power
grid is attributed to the IR drop on the top three layers. The smaller peak-to-peak noise
magnitude of the six-layer power grid is attributed to the damping effect on the top three
layers due to the eddy current in the silicon substrates, Siliconsecond and Siliconthird.
5.4 Simulation of power grid of 3-D IC with various power
densities
In the previous section, simulation has been carried out for the on-chip power grid of 3-
D IC with single noise source. To analyze the realistic IC which has circuits switching
simultaneously at different parts of the IC, the power grid of 3-D IC with various power
densities has been simulated in this section.
As introduced in Section 3.5, power density Pdensity is a parameter to describe average
power consumption of different blocks on the chip. The average current Iaverage drawn by
the block during the switching and the peak current Ipeak can be calculated from power





Ipeak = 2× Iaverage (5.28b)
where Aarea is the area of the block, VDC is the DC supply.
The power grid of 3-D IC as shown in Fig. 151 was simulated with different power
densities. The first layer of the chip was divided into thirteen blocks and the top view of
the block and their power density is shown in Fig. 154. The coordinates of the bottom-left
and top-right corners of each block are listed in Table 15.
The DC voltage supply was 1.0 V and the period of noise source was T = 4ns. The
simulation was carried out from t = 0ns to t = 2T and the average voltage drop from Vdd
to Gnd was calculated using Eq. (3.19). The top view and side view of average voltage
fluctuation are plotted in Fig. 155 and Fig. 156 using MATLABTM, respectively. In Fig.
155 and Fig. 156, the area with blue color has the minimum voltage, which indicates that
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higher power density block draws more current from power supply and has more voltage
drop. On the other hand, the area with red color has the maximum voltage, which indicates
that lower power density block draws less current from power supply and has less voltage
drop.
Table 15: Coordinates of the blocks with different power density in 3-D IC
Bottom-left corner Top-right corner Power density
x (mm) y (mm) x (mm) y (mm) (mW/mm2)
Area1 0 0 0.8 0.8 90
Area2 0.8 0 1.6 1.6 210
Area3 1.6 0 2.4 1.6 150
Area4 0 0.8 0.8 2.4 250
Area5 2.4 0 4 0.8 70
Area6 2.4 0.8 4 1.6 130
Area7 0.8 1.6 2.4 2.4 50
Area8 0 2.4 0.8 4 230
Area9 0.8 2.4 2.4 3.2 190
Area10 0.8 3.2 1.6 4 110
Area11 1.6 3.2 3.2 4 170
Area12 2.4 1.6 3.2 3.2 210
Area13 3.2 1.6 4 4 90
Figure 154: Chip divided in to thirteen blocks with various power density
(unit=mW/mm2)
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Figure 156: Side view of voltage fluctuation on power grid of 3-D IC
180
5.5 Summary
This chapter discusses the modeling and simulation of 3-D on-chip power distribution net-
works. Firstly, the complex image technique has been extended from microstrip-type inter-
connects to stripline-type interconnects. Macromodel images are derived with close form
expressions to capture the loss mechanism of the dual conductive substrates. Secondly,
the macromodel images are applied on symmetric 3-D interconnect as well as asymmetric
3-D interconnects, for which symmetric stripline and asymmetric stripline models are used.
Analytical solutions are achieved by combining lossless stripline model with complex image
techniques for 3-D integration. Afterwards, the coupled N 3-D interconnects have been
modeled as 2N coupled microstrips with the complex distance between the interconnects
and their images. Equivalent N × N matrices are obtained from 2N × 2N matrices by
going through a matrix reduction procedure. Finally, the effect of 3-D integration on the
switching noise and power grid is illustrated from the result of a time domain simulation.
The research done in this chapter explores electrical performance of the on-chip power
grid for 3-D integration. It provides electromagnetic models for power/ground buses, which
takes into account the effect of multiple lossy substrates and layout information, such as
symmetric/asymmetric single interconnect and coupled interconnects. The solution contains
the closed form expressions whose accuracy has been verified. Thus, the proposed approach
can be readily incorporated into the pre-layout design for 3-D integrated chips with the
focus on power integrity analysis and diagnosis.
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CHAPTER VI
CONCLUSION AND FUTURE WORK
6.1 Conclusions
In this dissertation, efficient methodologies are presented for characterizing the coupling
mechanism in multilayered electronic package and characterizing the electromagnetic be-
havior of the on-chip power grid. With the proposed techniques, simultaneous switching
noise at different levels of the power distribution network can be efficiently analyzed. As a
result, the electrical performance of the power distribution system in a high speed electronic
product can be predicted before the design is finalized. In other words, power integrity can
be checked at the pre-layout design stage. Consequently, the electronic product can be
designed with these methodologies to satisfy the power integrity specifications which leads
to a shorter design cycle and rapid time-to-market.
The model developed for field penetration in Chapter II captures the effect of the mag-
netic field penetrating through planes in multilayered packages. It is an extension of the
cavity resonator model based on the perturbational solution described in Chapter II. The
effects of penetrating fields have been computed both in the frequency and time domain.
The correlation between measurement and computation demonstrates the validity of the
approach. It has been illustrated that large amount of switching noise can be coupled in
the steady state. Methods to reduce this noise are illustrated by investigating the effect of
the thickness of planes as well as the conductivity of the metal. The model developed has
an analytical representation, and hence can be applied on multiple plane pairs with relative
ease.
Analytical model for the extraction of the interconnect parasitics for a regular on-chip
power grid has been presented. Complex image technique has been applied for modeling
the dispersive interconnect on lossy silicon substrate. The combination of CIT and the
closed form expressions generates an accurate model for coplanar waveguide, which has
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been correlated with measurement data. The same modeling procedure has been extended
to coplanar multi-conductor lines over silicon substrate and analytical expressions have
been derived for CMC structure using conformal mapping technique. The procedure for
extracting the frequency dependent RLGC parameters has been explained in Chapter III.
The Debye rational approximation has been used to approximate the RLGC parameters
in order to simulate the frequency dependent elements in the time domain. The model of
the entire chip power grid has been constructed using first order Debye approximation for
each segment of the power/ground buses. The simulation of the entire network of the full-
chip power grid has been carried out using the modified FDTD expressions. The on-chip
simultaneous switching noise was simulated as a function of location and time. The effect of
substrate loss on switching noise in on-chip power distribution network has been quantified
by comparing the SSN on the substrates with different resistivity.
Several aspects of characterizing the generic on-chip power distribution network have
been presented. The capacitive coupling between adjacent layers of an on-chip power grid
has been captured by incorporating the crossover capacitance with the other parts of the
power grid model. The crossover capacitance has been evaluated using analytical model
derived from conformal mapping, for which the effect of neighboring interconnects and
fringing distance are studied for efficiently evaluating the crossover capacitance. An ana-
lytical model has been proposed to extract parameters of on-chip multi-conductor trans-
mission lines, which guarantees the stability and is applicable to general distribution of
multi-conductor transmission lines. It generates self- and mutual circuit elements in the
form of N × N matrices, for which reduction is used to achieve the equivalent RLGC pa-
rameters. The effect of the thickness of the conductor is included as an augment to the
R and L parameters. Using the analytical model for general layout, the effects of every
alternate layer on the model of on-chip bus as well as the noise performance of irregular
power grid have been investigated. The above modeling procedures have been incorporated
into a computer program, which generates the power grid model from the layout of chip
power distribution networks automatically.
Regarding the research on 3-D on-chip power distribution networks, the complex image
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technique has been extended from microstrip-type interconnects to stripline-type intercon-
nects. Macromodel images have been derived with closed form expressions to capture the
loss mechanism of the multiple conductive substrates. They have been applied on symmetric
3-D interconnect as well as asymmetric 3-D interconnects. Analytical solutions are achieved
by combining lossless stripline model with complex image technique. The N coupled 3-D
interconnects have been modeled as coupled microstrips by replacing the top virtual ground
plane with N image of the interconnect so that the number of lines is changed from N to
2N . Equivalent N ×N matrices are obtained from 2N × 2N matrices by going through a
reduction procedure. The effect of 3-D integration on switching noise has been illustrated
in the time domain using examples.
Based on the work presented in Chapter 2 – 5, the contributions of this research can be
listed as follows:
1. Developed an efficient model to characterize the mechanism of field penetrating through
power/ground planes.
2. Developed analytical model for regular power grid. This model includes the effect of
substrate loss and periodic geometry by using complex image and conformal mapping
techniques.
3. Adopted first-order Debye rational approximation for modeling and simulating fre-
quency dependent transmission line parameters. Circuit based FDTD has been mod-
ified to include the first order Debye circuit model for entire on-chip power grid sim-
ulation.
4. Developed analytical expressions for evaluating crossover capacitance using conformal
mapping technique. The effect of neighboring interconnects on the crossover capaci-
tance and the fringing distance have been investigated.
5. Developed analytical expressions for extracting transmission line parameters of generic
power grid with non-periodic layout.
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6. Developed analytical model for on-chip power bus which includes the effect of alternate
metal layers on either side of the multi-conductor transmission lines.
7. Investigated and illustrated the effect of simple non-periodic layout of power grid on
simultaneous switching noise.
8. Developed a software program to generate the on-chip power grid model automatically
from the layout information.
9. Developed analytical expressions to characterize different kinds of interconnects used
in 3-D integration by extending the complex image technique to stripline-type struc-
tures. The effect of 3-D integration on noise performance has been illustrated.
6.2 Publication
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• J. Mao, J. Srinivasan, J. Choi, N. Do, and M. Swaminathan, “Computation and
effect of field penetration through planes in multi-layered package power distribution
networks for giga-processors,” IEEE 9th Topical Meeting on Electrical Performance
of Electronic Packaging, pp. 43–46, Oct. 2000.
• J. Mao, J. Srinivasan, J. Choi, N. Do and M, Swaminathan, “Modeling of field pene-
tration through planes in multi-layered packages,” IEEE Trans. Advanced Packaging,
vol. 24, pp. 326-333, Aug. 2001.
• J. Choi, J. Kim, J. Mao, J. Choi, S. Chun and M. Swaminathan, “Enabling reliable
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Atlanta, April. 2001.
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185
• J. Mao, M. Swaminathan, J. Libous and D. O’Connor, “Effect of substrate resistiv-
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magnetic modeling of switching noise in on-chip power distribution networks,” Proc.
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47–52, India, Dec. 2003.
• J. Mao, M. Swaminathan, J. Libous and D. O’Connor, “Electromagnetic modeling
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tribution networks using conformal mapping and FDTD method”, Proc. International
Symposium on Electromagnetic Compatibility, Japan, June 2004.
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6.3 Future work
As an extension to the methods described in this dissertation, the following research needs
to be investigated:
1. Including on-chip decoupling capacitor: The extraction and simulation of the on-
chip power grid in this dissertation is carried out without considering the decoupling
capacitors. The model for on-chip decoupling capacitor and its effect on transmission
line parameters affect the integrity of the model. Hence, on-chip decoupling capacitor
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needs to be incorporated with the available model to complete the power integrity
analysis.
2. Exploring totally irregular on-chip power grid: A simple irregular power grid
is studied in this dissertation. However, the irregularity of the power grid can be
complex. The power grid for a FPGA IC can be designed without any predictable
patterns. Hence, general modeling and simulation methodology is required for totally
irregular on-chip power grid.
3. Including the effect of substrate noise: The extracted model of power grid takes
into account the effect of lossy substrate. However, the propagation of the noise in
the substrate or substrate noise is not captured. The substrate noise will be very
important in the design of mixed-signal system-on-chip. Therefore, the entire SSN
analysis needs to take into consideration the effect of substrate noise.
4. Including macromodel of on-chip non-linear circuit: In this dissertation, the
switching activity of the active circuits is modeled as a linear current source. It
is a simplified model for the non-linear circuits such as core logic gates and I/O
drivers. In order to represent the non-linear feature of the active circuits and study
the saturation phenomenon of switching noise, the macromodel of non-linear circuit
needs to be included as part of the on-chip power integrity diagnosis.
5. Exploring IC package co-design and co-simulation: The dissertation breaks
down the design of power distribution networks into two separate parts, package and
IC, respectively. However, the relentless pressure to quickly deliver designs to market
demand a new co-design approach. The biggest challenge in this approach is to make
sure the IC-to-package and package-to-board interfaces are designed in consideration
of one another. To solve this problem, the co-design of IC, package and board must
be performed by firmly linking their distinct design and simulation processes.
6. Adopting more efficient circuit simulation algorithm: The circuit based FDTD
is adopted in this thesis as a basic simulation algorithm for on-chip power integrity
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analysis. Nevertheless, it has its own limitations such as being inefficient at han-
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